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ABSTRACT
Three-phase three-level (3-L) voltage source converters (VSC), e.g., neutral-point clamped
(NPC) converters, T-type converters, etc., have been deemed to be suitable for a wide range of
medium- to high-power applications in microgrids (MGs) and bulk power systems. Compared to
their two-level (2-L) counterparts, adopting 3-L VSCs in the MG applications not only reduces the
voltage stress across the power semiconductor devices, which allows achieving higher voltage
levels, but also improves the quality of the converter output waveforms, which further leads to
considerably smaller output ac passive filters.
Various control strategies have been proposed and implemented for 3-L VSCs. Among all the
existing control methods, finite-control-set model predictive control (FCS-MPC) has been
extensively investigated and applied due to its simple and intuitive design, fast-dynamic response
and robustness against parameter uncertainties. However, to implement an FCS-MPC on a 3-L
VSC, a multi-objective cost function, which consists of a term dedicated specifically to control the
dc-link capacitor voltages such that the neutral-point voltage (NP-V) oscillations are minimized,
must be designed. Nevertheless, selecting proper weighting factors for the multiple control
objectives is difficult and time consuming. Additionally, adding the dc-link capacitor voltages
balancing term to the cost function distributes the controller effort among different control targets,
which severely impacts the primary goal of the FCS-MPC. Furthermore, to control the dc-link
capacitor voltages, additional sensing circuitries are usually necessary to measure the dc-link
capacitor voltages and currents, which consequently increases the system cost, volume and wiring
complexity as well as reduces overall reliability.

To address all the aforementioned challenges, in this dissertation research, a novel FCS-MPC
method using virtual space vectors (VSVs), which do not affect the dc-link capacitor voltages of
the 3-L VSCs, was proposed, implemented and validated. The proposed FCS-MPC strategy has
the capability to achieve inherent balanced dc-link capacitor voltages. Additionally, the
demonstrated control technique not only simplifies the controller design by allowing the use of a
simplified cost function, but also improves the quality of the 3-L VSC output waveforms.
Furthermore, the execution time of the proposed control algorithm was significantly reduced
compared to that of the existing one. Lastly, the proposed FCS-MPC using the VSVs reduces the
hardware cost and complexity as the additional dc-link capacitor voltages and current sensors are
not required, which further enhances the overall system reliability.
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CHAPTER 1
INTRODUCTION AND LITERATURE REVIEW
1.1 Traditional AC Power Grid and AC Microgrids
The electric power grid has been experiencing tremendous development since the Pearl Street
Electric Station was officially operated in early 1880s [1]-[3]. Ever since, a significant amount of
money and effort have been invested to expand the electric grid from a small town to a nationwide
network. As a result, the dramatic expansion of today’s electric grid has allowed it to be seen as
the largest system human beings have ever made [4]. This expansion could not have been achieved
without the continuous advancements in power electronics technologies, protection systems,
control theory and communication systems, to name a few [5].
Traditionally, the legacy power system, presented in Figure 1.1, consists of power generation
systems, power transmission systems and power distribution systems. The power generation is
usually centralized. The produced electric power is normally transmitted through a transmission
network to the distribution systems, which are usually featured as radial feeders, and reticulate the
electric power to the end-users [6]. The power substations, which mainly have power transformers,
are utilized to connect the three systems together forming the traditional electric power system [7].
While the step-up power transformers are used to achieve high-voltage level such that the power
losses, especially the I2R, at the transmission lines are significantly reduced, the step-down power
transformers are mandatory to convert the high voltage at transmission level to the distribution
voltage levels in order to allow various loads, which can be residential, commercial or industrial,
to connect with the electric grid [8], [9].
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Figure 1.1: An illustration of the traditional electric power system.
Centralized generations (CGs), as the ones demonstrated in Figure 1.1, are usually used to
generate electric power, which is delivered to the end-users through massy passive transmission
and distribution systems [10]. As such, the use of the CGs, transmission and distribution systems,
results in unidirectional power flow. This hierarchical structure of the traditional electric power
system is disadvantageous since large-scale power outages can result from extreme natural
disasters such as hurricanes, severe thunderstorms, flooding, etc. [11]. Restoring the functionality
of the electric power system from grave damage could last for weeks, which substantially reduces
the reliability of the electric power system [12]. In addition, the passive transmission and
distribution lines contribute in a significant reduction in the system overall efficiency due to the
high power losses on the lines impedance, represented by I2R [13]. The secure supply for the
2

rapidly and consistently growing power demand, which may lead to electric grid instability and/or
electric power outages, is another challenging obstacle, which cannot always be addressed by
increasing the capacity of the CGs due to the high cost of adding and operating enormous
infrastructure of new power plants and transmission networks [14]. Furthermore, the major
constituents of the conventional electric power system such as governors, automatic load tap
changers, switched capacitor banks, etc. are electromechanical equipment, which decreases the
operational life of these devices, and eventually leads to failure due to the excessive applied control
actions [6]. The increased greenhouse gas emissions as well as the rapid depletion of fossil fuel
reserves are also two primary challenges, attributed with the dependence on traditional fossil fuel
based CGs [15], [16]. Consequently, the classical electric grid is facing many challenges to
enhance the system reliability, resiliency, efficiency, sustainability, while reducing costs.
Therefore, in order to meet the considerably increasing challenges associated with the classical
CGs and the massive transmission and distribution systems, distributed energy resources (DERs),
which consist primarily of renewable energy sources (RESs) and energy storage systems (ESSs),
have been recognized as a better alternative to the fossil fuels based CGs [17]. First, the
development of the non-intermittent DERs technologies, e.g., ESSs, offers more advantages to the
electric power system including electric system reliability improvement and electric power quality
enhancement [18], [19]. Second, the DERs are usually installed at or near the end-use consumer
[20], such that a significant improvement in the electric system efficiency can be achieved without
routing the energy through the bulk transmission and distribution systems [21]. Additionally,
compared to the conventional CGs, whose power capacity is costly and difficult to increase, the
DERs, which are composed of technologies with accelerated price reduction [22], are easily
installed next to the demand side to supply the rapidly growing loads [23]. Also, unlike the classical
3

CGs, which cause the rapid depletion of fossil fuel reserves and the increased harmful CO2
emissions, the DERs are considered more sustainable solutions due to their capabilities to integrate
the environmentally-friendly RESs such as photovoltaic (PV) systems, wind turbine (WT)
technologies, etc. to the ac mains [24]-[26]. In addition, in contrast to the typical electric grid,
which is equipped with the electromechanical devices, which has limited daily control actions [27],
the reliable static power electronics technologies are the key components of the DERs [28]. Lastly,
the strategic deployment of the DERs in the distribution system could also contribute in many
advantages to today’s electric power network such as enhanced electric grid voltage profile [29],
improved power factor [30], fully-supplied peak load demand [31], etc.
However, despite the facts that 1) the cost of the various DERs technologies has recently seen
drastic reduction [22]; 2) the high-power electronics technologies have undergone dramatic
development due to the fast-switching and high-power semiconductor devices evolution and realtime digital controllers advancement [32]-[34]; and 3) governments have encouraged and
supported the DERs installations by establishing new polices and providing incentives [35], the
integration of the DERs with intermittent nature to the distribution system may result in multiple
detrimental impacts on the low-voltage distribution system: among them 1) the reverse power
flow, which impacts the protection equipment since they are not typically coordinated for a
bidirectional power flow system; 2) the voltage rise and fluctuations, which change the feeder
voltage profile and affect the connected loads; 3) the interference with the load-tap changers,
voltage regulators and switched capacitor banks, which results in excessive use of these
electromechanically devices [36], [37]; and 4) the increase of the harmonics contents, which may
cause power quality issue and distribution lines overheat [22].
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Therefore, since the integration of the various DERs into the electric grid has been
experiencing drastic growth globally, and considering the uncontrollability of the DERs due to the
intermittent nature of the RESs is a dilemma, numerous studies have recently focused on
developing new and advanced control schemes to manage and operate the electric grid with high
penetration of DERs [38], [39].
Hence, the concept of microgrids (MGs) was firstly proposed in [40] to exploit the advantages
of the DERs. An MG is a small-scale electric grid, which consists mainly of one or more DER(s)
managed and operated together to supply power to the load(s) with and/or without the main electric
grid being connected [41]-[44]. This cluster of DERs leverages the advancement in power
electronics technologies and their control strategies to ensure the efficient, reliable and safe
operation for such DERs with the legacy electric grid, and also to secure the power supply for the
critical loads during fault events [45], [46]. To explicate, an MG can be operated to regulate the
line voltage by controlling the reactive power flow of the DERs along the distribution feeder [23].
In addition, the power drawn from the power substation can be minimized by means of MGs
resulting a more efficient electric power distribution system [47]. The electric grid frequency
regulation is another target, which can be accomplished using an islanded MG [48], [49], [50].
Resiliency, which is defined as the capability of the electric power system to adjust to unusual
incidental situations and rapidly restore the electric distribution system from the disruptive events,
is also achievable using the MG concept [51]-[54]. Generally, depending on how voltage source
converters (VSCs) of an MG interact with the main grid, three different operating modes of power
converters can be specified. These VSC operating modes are grid-following, grid-forming and
grid-supporting [55]-[57].
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Figure 1.2: An illustration of an ac MG connected to the electric power system.
Figure 1.2 presents an illustration of a notional ac MG connected to the legacy electric grid
through a circuit breaker. Both critical and non-critical loads are assumed to be connected to the
point of common coupling (PCC), which is the point of interference of the DERs with ac mains.
As demonstrated in Figure 1.2, different types of the DERs, i.e., intermittent and non-intermittent,
can be used to supply power to the distinct loads. The non-intermittent power sources, i.e., the
micro-turbine generator and the ESS, are critical in the MG design to secure the operation of the
MG when the main electric grid is unavailable, and to smooth out the intermittent generated power
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by the RESs. As displayed in Figure 1.2, various types of power electronics converters, i.e., dc-ac,
ac-dc and dc-dc converters, can be utilized in the MG to perform the energy conversion.
1.1.1 Classification of Control Schemes of VSCs in AC MGs
An ac MG is capable of integrating and operating multiple VSCs, which are controlled to have
different operating modes, i.e., the grid-following mode, the grid-forming mode, and the gridsupporting mode [58]. The vast majority of the VSCs in an MG are classified as the grid-following
VSCs. The grid-forming VSCs are also essential in an MG to ensure secure and continuous power
supply for critical loads during the main grid faulty events [59]. The grid-supporting VSCs also
play also an important and decisive role in an MG as they can be controlled to maintain the
variations of the MG voltage magnitude and frequency to be within the allowed levels [60]. In the
work proposed in this dissertation, both the grid-following and grid-forming VSCs are considered
to verify the proposed control algorithms. In this section, unlike the grid-supporting VSCs, which
are briefly described, the grid-following and the grid-forming VSCs are explained in detail.
1.1.1.1 Control of Grid-Following VSCs
In MG applications, the grid-following, also referred to as grid-connected, grid-tied, gridfeeding or grid-interfaced, VSCs have been widely accepted and applied in various power
electronics applications such as grid-connected PV [61], WT [62] technologies, etc. Having the
VSCs to operate in the grid-connected mode, similar to the one presented in Figure 1.3, simply
means the operation of these VSCs is strictly synchronized to the stiff electric grid, and the VSCs
are controlled in current-control mode to inject specified power to the PCC, where the power
converters are tied to the electric grid [63]. The generic model of a grid-following VSC is a current
source in parallel with a high-output impedance. The operation of this kind of VSCs cannot be
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accomplished without having these VSCs connected to a voltage source, which provides the
voltage amplitude and frequency of the MG [64].
PCC

ig

ic
Lf1
Cf
Solar Panels

Voltage Source
Converter

LCL Filter

CB

Lf2
Main Grid

vCf
Critical
Load

Figure 1.3: One-line diagram of a grid-following PV inverter connected to the main grid.
The grid-following VSCs are usually integrated with the electric grid through either an L or an
LCL filter to suppress the harmonic contents resulting from the fast-switching power
semiconductor devices. The first-order L filter is known for its easy design and control. Since the
electric grid has an inductive impedance, resonances do not exist in such inductive systems.
However, to suppress the high-frequency switching ripples, a bulky L filter, which increases the
volume and the cost of the passive filter, is inevitable. Additionally, using the large L filters to
connect the VSCs to the electric grid leads to high-voltage drop across the passive filter, which
reduces the system efficiency and dynamic response [65]. On the contrary to the first-order L filter,
the high-order low-pass LCL filter, which was firstly proposed in [66], has been determined to be
more cost-effective and efficient to meet the electric grid interference standards, specified by IEEE
Std. 519 and IEEE Std. 1547 [67]. This significant reduction in the LCL-filter inductors’ size is
the result of the high-harmonic contents attenuation of such filters. Nonetheless, the third-order
LCL filters express more complexity in the closed-loop controller design due to the existence of
the LCL-filter resonances. Thus, to limit the resonance effect on the closed-loop controller
performance, two damping techniques, categorized as passive [68] and active [69], are established.
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Demonstrated in Figure 1.4 is a generic control block diagram of the grid-interfaced solar
inverter with the passive damping resistor, Rd, included in the system design. Though several
configurations have been proposed to add the passive Rd to the circuit design, a common practice
is to include the Rd in series with LCL-filter capacitor as depicted in Figure 1.4 [70]. Although the
passive damping technique enhances the stability of the closed-loop controller by attenuating the
peak resonances of the LCL filter [71], the Rd value should be selected carefully to minimize the
power losses [72]. Another drawback of passively damping the LCL-filter resonances is that at
high frequencies, the LCL filter behaves as a second-order system, and this deteriorates the ability
of the filter to attenuate resonances [70].
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Figure 1.4: Passive-damping based control block diagram of a grid-following PV inverter.
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Figure 1.5: Active-damping based control block diagram of a grid-following PV inverter.
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In contrast to the passive damping strategy, active damping algorithms have been proposed to
avoid the cost and power losses associated with using an actual damping resistor [73]. A simple
and straightforward design for the active damping scheme is to feed the output of the currentcontrol loop to a damping filter, which can be a low-pass filter or a notch filter. The drawback of
this kind of active damping techniques is that the controller performance is substantially sensitive
to the parameter uncertainties [74]. Another active damping strategy, which has been commonly
implemented due to its high robustness, is the capacitor-current feedback active damping. Using
this control method, a virtual resistor is emulated by the proportional feedback of the LCL-filter
capacitor current [75]. A generic control block diagram of this control technique is displayed in
Figure 1.5.
1.1.1.2 Control of Grid-Forming VSCs
Recently, with the advancement of the ESSs technologies, grid-forming VSCs, presented in
Figure 1.6, have become essential for any MG design since they ensure that critical loads are not
affected by power outages [76]. Typically, when the MG is operated in the islanded operating
mode, the grid-forming VSCs are responsible for establishing the voltage amplitude and frequency
of the disconnected electric grid. The generic model of a grid-forming VSC is an ac voltage source,
which has a low-output impedance. A common application for grid-forming VSCs is
uninterruptible power supplies (UPSs) [58], which is normally included in applications like
hospitals, data centers, etc. Since the applications, which have the VSCs operated in a grid-forming
mode, require stable and high-quality sinusoidal ac voltage, numerous control schemes, which use
LC filters to suppress switching ripples generated by the power switches, have been proposed.
Typically, the control of the grid-forming VSCs concentrates only on rejecting the disturbance,
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which is caused by the load variations [58]. Generally, the control strategies of grid-forming VSCs
are classified as either dual-loop [77]-[82], or single-loop [83]-[88] controllers.
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Figure 1.6: One-line diagram of a grid-forming inverter connected to a critical load.

On the one hand, dual-loop, referred to as double-loop, control strategies consist of an innercurrent feedback loop and an outer-voltage feedback loop as shown in Figure 1.7. The LC-filter
inductor current is mostly used as a controlled variable with the inner-current control loop; the LCfilter capacitor voltage is the controlled variable used in the outer-voltage control loop. In specific
controller designs, the LC-filter capacitor current is selected as an inner-loop controlled variable
so that disturbance rejection properties are improved. In order to achieve an accurate dual-loop
controller design, the outer-voltage control loop should be characterized to have slower dynamics
than the inner-current control loop so there is no potential interference between the two control
loops. The drawbacks of these control strategies are the design complexity, which relies on the
serial tuning for the current and voltage controllers and the slow dynamic response, which is caused
by the different [80], [81]. However, the inherent damping effect, which attenuates the resonance
occurs due to the LC resonant frequency variations, is achieved by the inner-current loop, which
enhances the stability of the closed-loop controller against the load variations as it provides active
damping [82].
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Figure 1.7: Dual-loop control block diagram of a grid-forming inverter.
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Figure 1.8: Single-loop control block diagram of a grid-forming inverter.
On the other hand, single-loop control techniques, demonstrated in Figure 1.8, have also
been considered in the literature to provide alternative solutions to the classical dual-loop control
methods. In this control strategy, the capacitor voltage is the only feedback signal to be used within
the controller design. As a result, significant reduction in the controller design complexity is
achieved. Because current sensors are not needed, a reduction in the system cost is also achieved.
In addition, single-loop control methods present fast-dynamic response due to the fact that
cascaded current-voltage control loops, which have different dynamics, are not part of the
controller design. However, the hindrance of these control approaches is the high parameter
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sensitivity; thus, a large LC-filter capacitor has to be considered in the passive filter design to
guarantee high-quality output voltage [86], [88].
1.1.1.3 Control of Grid-Supporting VSCs
Two different representations are usually used to describe grid-supporting VSCs. The distinct
representations aim to regulate the voltage and frequency of the ac MG. Firstly, a grid-supporting
VSC can work as a current source such that not only supplies power to loads, but also provides
support for the MG voltage and frequency [60]. Secondly, operating the parallel grid-supporting
VSCs as ac voltage sources allows sharing loads among the parallel converters according to the
converters power ratings [89].
1.1.2 Synchronization of VSCs in AC MGs
Typically, for grid-feeding VSC control, properly synchronizing the grid-following VSCs with
the voltage of the electric utility is an essential task to accomplish accurate grid integration and
efficient operation of the DERs with the ac mains. To illustrate, in a three-phase electric system,
the positive-sequence component of the electric utility voltage must be detected and used to ensure
the energy transfer between the grid-tied VSC and the electric utility is well-synchronized. A
synchronization method, hence, is mandatory to be included in the grid-tied VSC controller design
to extract the electric utility positive-sequence voltage amplitude and phase angle so that the
distinct DERs, which form the grid-interfaced MG, are carefully synchronized with the ac mains
[90], [91].

A common synchronization strategy, which has been used in many electrical

applications including the grid-connected VSCs, is the phase-locked loop (PLL). The PLL can be
simply realized as a closed-loop system, whose output signal follows its input reference signal’s
phase and frequency. The three primary components of a generic three-phase PLL, which is
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displayed in Figure 1.9 are a phase detector (PD), a filter loop (FL) and a voltage-controlled
oscillator (VCO) [92], [93]. Chapter 2 of this dissertation will provide a detailed explanation for
each part of the PLL. It is worth noting that the performance of the grid-interfaced MG is highly
affected by the accuracy of the selected synchronization technique, a precise synchronization
method should result in a more reliable MG operation and vice versa [60].

Utility
Voltage

Phase detector
(PD)

Loop Filter
(FL)

Voltage Controlled Oscillator
(VCS)

ˆ

Figure 1.9: Block diagram of a generic three-phase PLL system.

When a fault occurs at the main electric grid, the MG is usually expected to operate
independently in the islanded operating mode. Thus, for grid-forming VSCs, the synchronization
method should have the capability to ensure precise signals during the islanding transition such
that the electric grid voltage amplitude and frequency can be initiated by the grid-forming VSC
[94]. When a complete stand-alone operating mode is accomplished, the synchronization method
operates as an oscillator, which provides a reference voltage with a determined voltage amplitude
and frequency. As soon as the fault is cleared out, and main electric grid is back in operation, the
voltage of the grid-forming VSC has to be resynchronized with that of the mains [95].
Due to its simple design and high performance during ideal electric grid conditions [96], the
conventional synchronous-reference-frame phase locked loop (SRF-PLL) is selected to
synchronize different VSCs in the work demonstrated in this dissertation . A more comprehensive
description for the SRF-PLL approach will be presented in Chapter 2.

14

Voltage Source Converters
(VSCs)

Two-Level (2-L)
VSCs

Multilevel VSCs

Flying Capacitor
VSCs

Three-Level (3-L)
VSCs

Neutral-Point Clamped
(NPC) VSCs

Cascaded H-Bridge
(CHB) VSCs

T-Type VSCs

Figure 1.10: Flow chart of the commonly used VSCs in MG applications.
1.2 Classification of VSC Topologies for AC MGs
The integration of the various DERs with the electric utility cannot become reality without the
critical role, which is played by the power electronics converters. In MG applications, the most
commonly adopted VSC topologies, which work as an interface for the DERs and the ac mains,
can be classified into two major categories; two-level (2-L) and multi-level (M-L) VSCs. While
the 2-L VSCs are mostly used in low- to medium-voltage applications, the M-L VSCs are usually
preferred for medium- to high-voltage power electronics applications. As shown in Figure 1.10,
unlike the single 2-L VSC topology, the M-L VSC topologies are further classified into three
categories. The commonly adopted M-L VSC topologies include flying capacitor, cascaded Hbridge and 3-L VSCs. In the work presented later in this dissertation, the latter are selected due to
their various advantages, which distinguish the 3-L VSCs from their 2-L counterparts. This section
provides some backgrounds regarding the 2-L and 3-L VSC topologies.
1.2.1 Three-Phase 2-L VSCs
The classical 2-L VSCs dominate the market of low-voltage industrial applications since these
VSCs present substantially simpler circuit design and significantly reduced cost [97]. Compared
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to the conduction losses of a 3-L VSCs, the considerably reduced conduction losses of the power
semiconductor devices in a 2-L VSC is another advantage, which contributed in making the 2-L
VSCs become a standard industry choice to achieve the standard of grid-interfaced DERs. In
addition, unlike the M-L VSCs, the control design for the 2-L VSCs is relatively simple since these
power converters do not have a neutral point in the dc-link capacitor, which needs special attention
and control. However, several limitations are hindering the adoption of this topology for the
medium- and high-voltage applications. First, the power semiconductor devices in the 2-L
topology have to be rated to block the full dc-bus voltage, which results in high dv/dt. This high
dv/dt not only contributes in significant current ripples, but may also result in damaging the
expensive power switches. Additionally, in applications, which require high-switching frequency,
excessive switching losses across the power semiconductor devices are experienced. Moreover,
bulky ac output passive filters have to be used to interface these VSCs with the electric grid, since
the 2-L VSC output waveforms have higher total harmonic distortion (THD) [98].
1.2.2 Three-Phase 3-L VSCs
Two-level (2-L) voltage source converters (VSC) are widely adopted as an interface to
connect DERs to MGs. However, for medium- and high-power applications, multilevel (M-L)
VSCs are alternatives to typical 2-L converters due to their improved output waveform quality and
reduced voltage stress across power semiconductor devices. Also, compared to 2-L VSCs,
adopting M-L converters results in using smaller ac filters [99], [100]. Commonly used M-L
converter topologies include flying capacitor converters, cascade H-bridge and three-level (3-L)
neutral-point clamped (NPC) converters; the latter has been extensively used in a wide range of
industrial applications [98], [101]. Nevertheless, as a result of the increase number of power
semiconductor devices, 3-L NPC converters suffer from higher conduction losses relative to the
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2-L converters. Thus, the 3-L T-type VSCs, which combine advantages of the 3-L NPC converters
and the 2-L converters, have been used lately in high-power low-voltage applications [102], [103].
In the work presented throughout this dissertation, the most commonly used 3-L converter
topologies, i.e., NPC VSCs and T-type VSCs, are utilized later to verify different control
algorithms.
1.2.2.1 Three-Phase 3-L NPC VSCs
In the early 1980s, 3-L NPC converter was first introduced by Nabae [104]. Ever since, this
topology has shown its superiority over the conventional 2-L VSCs [105]. To explain, unlike the
2-L converters, this converter has been determined to be suitable for wide range of medium-voltage
high-power applications. To start with, the power semiconductor devices, which compose the 3-L
NPC, are exposed to low voltage stress, i.e., only half of the dc-bus voltage. Compared to 2-L
converters, the same power semiconductor device in a 3-L NPC VSC can handle twice the power
as if it is used in a 2-L topology [105]. This feature allows the converter to be connected to a higher
voltage dc-bus resulting in achieving higher power. The 3-L converters output waveform quality
is also significantly improved relative to that of the 2-L converters. Therefore, a substantially
smaller ac output filter can be utilized. In addition, using 3-L NPC converter leads to reduced
switching losses compared to switching losses generated by a traditional 2-L converter.
However, as a result of utilizing more power semiconductor devices in the 3-L NPC VSC, the
cost will be increased. In addition, having high number of these power switches reduces the
converter overall reliability and efficiency since the switching device conduction losses are
significantly increased [106]. The power circuit of this topology with a comprehensive description
of this topology will be provided in Chapter 2.
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Table 1.1
Characteristics of 2-L and M-L Power Converters
Topology

Switching
Losses

Conduction Waveform
Losses
Quality

Output
Filter

Control
Complexity

Extra
Hardware

2-L
Converters

High

Low

Low

Bulky

Simple

None

Fly Capacitor
Converters

Low

High

High

Small

Complex

Flying
Capacitors

CHB
Converters

Low

High

High

Small

Complex

Separate DC
Sources

3-L NPC
Converters

Low

High

High

Small

Complex

Clamping
Diodes

3-L T-Type
Converters

Medium

Medium

High

Small

Complex

None

1.2.2.2 Three-Phase 3-L T-Type VSCs
As a result of the increased number of power semiconductor devices in the 3-L NPC VSCs,
these converters suffer from higher conduction losses relative to the 2-L converters, which
sacrifice the converter efficiency. As thus, the 3-L T-type converter, which combines advantages
of the 3-L NPC converters and the 2-L converters, has been used lately in low- and mediumvoltage high-power applications [103]. To clarify, the 3-L T-type converter has the major
advantages of the 3-L NPC converter, which are reduced switching losses, improved VSC output
waveform quality and reduced output ac filter. At the same time, the 3-L T-type converter shares
the low conduction loss feature with the conventional 2-L converter [102]. This makes 3-L T-type
converters a solution, between 2-L and 3-L NPC converters, for low-medium voltage mediumhigh power applications. The schematic and the detailed model of a typical T-type converter are
presented in Chapter 2. Finally, Table 1.1 summarizes the main advantages and drawbacks of each
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topology. The comparison is performed based on switching losses, conduction losses, output
waveform quality, ac filter size, control complexity, and required extra hardware.
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Figure 1.11: Flow chart of common control methods for VSCs.

1.3 Classification of Three-Phase 3-L VSC Control Methods
Various control techniques have been proposed for 3-L converters since the NPC converter
was introduced. Usually, the same control strategies, which are used for the 2-L VSCs can be
extended and implemented for the 3-L VSCs [107]. Generally, the control strategies which are
applied on the 3-L VSCs can be either linear on nonlinear [108]. Shown in Figure 1.11 is a chart
which categorizes and demonstrates the different types of control methods used for grid-following
and grid-forming 3-L power converters.
1.3.1 Conventional Linear and Nonlinear Control Methods
As depicted in Figure 1.11, control schemes for 3-L VSCs can be in general classified as linear
and nonlinear control strategies. Most of these control strategies are well developed, and they have
been in use with different power electronic applications for decades [109].
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Typically, to implement linear control strategies, a PWM modulator has to be cascaded with
the current regulator. Following this design structure, the controller can exploit the merits of an
open-loop modulator. These advantages mainly include a constant switching frequency and fixed
harmonic spectrum [110]. The commonly deployed linear control schemes are the rotatingreference frame (RRF) and stationary-reference frame (SRF) proportional-integral (PI) control.
The former is known for zero steady-state error since it forces the error, between the measured and
reference signals, to be zero and ultimately achieves a good steady-state performance.
Nevertheless, (RRF) transformation has to be applied such that the sinusoidal signals are converted
to dc signals to be used in the control [111]. Since the dc signals, which are the direct and quadratic
(d and q) axes, are time-invariant and dependent on each other, they disturb each other during the
transient events, which deteriorates the controller overall performance [112]. The latter, i.e., SRF
PR control, on the other hand, eliminates the steady-state error of a sinusoidal signal at a particular
frequency by using infinite gains at the targeted frequency [113]. This simple control approach is
sensitive to the fluctuations in the electric grid frequency, which may lead to instability during
transients [112].
However, the main idea of linear control is to assume that the linearized system model is valid
at a small range of operation. This limitation is exposed once a large operation range is the case.
Operating a linear controller at a wider range could lead to instability or at most, poor performance.
Assuming the model is fully linearizable is another problem associated with linear controllers. This
is due to the fact that there are hard nonlinearities, which cannot be linearized due to their
discontinuous nature. Model uncertainties contribute significantly to the deterioration of the linear
controller’s performance. Finally, linear control typically exhibits a complex control design due to
the need for a modulation stage and signal transformations.
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Therefore, for applications related to 3-L converters, where the fast-dynamic response and the
certainty against parameter changes are desirable, nonlinear control strategies have shown
considerable improvement in the system operation [108]. Some of the well-known nonlinear
control methods are sliding mode control (SMC) and hysteresis control. Similar to the linear
control methods, some of these nonlinear control strategies are known for being mature and wellestablished. For instance, hysteresis control, which includes direct power control (DPC), has been
deployed on multiple power electronic applications. This control approach is known for being
simple and effective in some applications. However, it suffers from the variable switching
frequency, which may lead to resonance problems. Also, in order to improve the output waveform
quality, hysteresis control has to be operated using high sampling time such that the controlled
signal can always be within the defined hysteresis bands. Another powerful nonlinear control
technique, which has been extensively implemented to 3-L VSCs, is model predictive control
(MPC), which belongs to the family of predictive control. This control method is the core of this
dissertation.
1.3.2 Finite Control Set Model Predictive Control (FCS-MPC)
Recently, with the advancement of microprocessors, finite-control-set model predictive control
(FCS-MPC) methods have been extensively studied and implemented for various power
electronics applications including motor drives, active power filters, grid-connected and standalone converters, etc. [114]-[117]. Several advantages of FCS-MPC, hereafter referred to as MPC,
have contributed to the widespread use of MPC in power electronics including the fast-dynamic
response and robustness against disturbances. The intuitive implementation of MPC and the ease
in including the nonlinearities and the constraints in the controller design have also increased the
popularity of this control method. Additionally, within the same control loop, multiple objectives
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can be achieved simultaneously by using MPC, which augments the usefulness of MPC [114][117]. The main merits and demerits of MPC are demonstrated in Figure 1.12.
Generally, MPC exploits the discrete nature of power converters. The discrete-time converter
model is usually used to predict the future behavior of state variables over a time horizon with a
fixed step size, which is an integer-multiple of the controller sampling time. Then, a cost function
with either sole or multiple objectives is required to evaluate the error between the controlled
variables and their corresponding references. Finally, a finite number of possible switching states
is evaluated using the cost function, sometimes referred to as a quality function, to select the
optimal switching state, which results in the minimal value of the cost function [114]-[117].
Finally, it can be summarized that two main reasons, depicted in Figure 1.13, have contributed
to the dramatic increase of MPC in power electronics applications. The first reason is that the
power electronic converter characteristics which are the nonlinear model, the discrete nature, and
the need to control different objectives. Secondly, the excessive development in today’s control
platforms, which has led to overcoming the high number of mathematical calculations dilemma.
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Figure 1.12: Advantages and drawbacks of FCS-MPC.
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Figure 1.13: Reasons for FCS-MPC popularity in power electronics applications.

1.3.3 DC-Link Capacitor Voltages Control
Taking into considerations all the merits of 3-L VSCs and MPC, which have been previously
described, this combination, MPC and 3-L converters, has been determined to be attractive for
applications related to the DERs. However, other challenges are amplified as a result of this
selection. To be more specific, despite the advantages of using 3-L VSCs, these converters may
suffer from the unequal voltages between the two dc-link capacitors if the neutral-point voltage
(NP-V) is not well-controlled [118]. The NP-V oscillations may even result in damaging the power
semiconductor devices since some of them experience higher voltage stress than the others. Also,
even moderate NP-V fluctuations can increase the harmonics in the converter output waveforms
[99]. Therefore, to entirely exploit the advantages of the 3-L VSCs, the NP-V should be wellregulated. As a result of that, much research has been conducted to solve the NP-V oscillation
issue for 3-L VSCs. Both linear and non-linear control methods such as the proportional-integral
(PI) control and hysteresis control have been proposed [119]-[121]. This section focuses on the
dc-link capacitor voltages control of the 3-L converters.
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Thus far, the usefulness of the MPC has been validated on the 3-L VSCs. Typically, a 3-L VSC
energized with a single dc voltage source requires MPC to use at least a dual-objective cost
function, i.e., with one term dedicated to regulate the NP-V oscillations and other term(s) to
achieve the primary control target(s) [122], [123]. Despite all advantages associated with MPC,
the selection of weighting factors poses challenges, particularly when the number of the objectives
is increased. In addition, an optimal selection for different weighting factors at a certain operating
condition may be susceptible to the external disturbances and/or dynamic changes. Normally,
designing proper weighting factors consumes a considerable amount of time and effort [124],
[125].
Because the performance of the MPC is highly dependent on weighting factors, various MPC
methods have been introduced to eliminate the weighting factors to enhance the performance of
MPC. In [126], the weighting factor of the dc-link capacitor voltages balancing term has been
eliminated from the cost function using a hierarchical control method. Nonetheless, a PI control,
which is designed considering dc-link voltage dynamics that is ten times slower than that of MPC,
was used specifically to regulate the NP-V fluctuations. This PI regulator not only increases the
control complexity, but also decreases the system dynamic response. In [127], an MPC method
using the discrete space vectors (DSVs) for a 3-L T-type VSC is proposed, which can reduce both
the computational time and the output current ripples. However, the DSVs are designed without
taking into consideration their impact on NP-V. Thus, a cost function is designed specifically to
balance the dc-link capacitors voltages. In [128] and [129], the redundant voltage vectors are used
to regulate the NP-V fluctuations without adding a term for the dc-link voltage balancing in the
cost function. Nevertheless, this method cannot work if a medium voltage vector is the candidate
to be selected by MPC, which limits the working region of the MPC to certain modulation indices.
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Also, a vector shifted MPC method was proposed in [130] to simplify the cost function design.
However, a proportional control, which requires tuning, is mandatory to adjust the dc-link
capacitor voltages.
1.4 Research Objectives
The primary objective of the work presented in this dissertation is to develop a robust and
effective MPC strategy specifically for the 3-L VSCs. The proposed MPC technique has the ability
to overcome the challenges associated with the implementation of the classical MPC scheme on
the 3-L VSCs. These resolved issues primarily include the complex cost function design, the high
converter output waveform ripples, the expensive voltage/current sensors and the high execution
time of the controller algorithm. The proposed MPC strategy, on the other hand, should retain the
merits of the traditional MPC method, which essentially include the fast-dynamic response and
robustness against parameter uncertainty.
The key objectives of the proposed MPC approach include
•

Simplifying the MPC cost function design for the 3-L converters. This merit is
accomplished by achieving inherent balanced dc-link capacitor voltages. As a result, the
time-consuming weighting factors selection and tuning can be eliminated.

•

Achieving significantly reduced NP-V oscillations of the dc-link capacitor voltages. This
major advantage can be achieved by using the concept of the virtual space vectors (VSVs),
which generate zero NP-C, which ultimately does not contribute in the NP-V oscillations.

•

Reducing the converter output waveforms ripples. This merit can be realized as a result of
the increased average switching frequency due to the use of the VSVs as well as the
significantly reduced NP-V fluctuations. Having a smaller number of objectives in the cost
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function also ensures the controller primary objective(s) receive more control attention and
effort.
•

Decreasing the system overall cost as less voltage/current sensors are used. This advantage
is accomplished because the proposed MPC algorithm can achieve inherent dc-link
capacitor voltages balancing, which eliminates the need to using voltage/current sensors to
regulate the dc-link capacitor voltages.

•

Improving the system overall reliability as less sensor boards and feedback signals are
used. This contribution reduces the chances of hardware failure. This advantage not only
reduces the total cost and improves the system reliability as less hardware is required, but
also decreases the size, weight and wiring complexity of the system.

•

Reducing the controller execution time, which is accomplished as a result of the simplified
MPC algorithm design. Since the cost function of the proposed MPC strategy does not
include terms related to the NP-V regulation, predictive equations of the dc-link capacitor
voltages are eliminated from the code, which reduces the number of calculations to be
performed within a control sampling period.

1.5 Dissertation Organization
The rest of this dissertation is structured in the following manner
•

Chapter 2 provides a comprehensive description for two common 3-L converter topologies;
NPC and T-type converters. These topologies are modeled in this chapter considering the
discrete nature of the power converters. Then, the dc-link of 3-L VSC topologies is
modeled in continuous and discrete time. Brief reviews for different converter output ac
filters followed by the continuous- and discrete-time derivation for these filters’ models
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are also provided. After that, a synchronization technique, i.e., synchronous reference
frame phase locked loop (SRF-FLL), has been reviewed in detail. The control gains of the
SRF-PLL have been also derived in continuous and discrete time.
•

Chapter 3 describes the conventional MPC for 3-L NPC converters considering different
power converter operating modes. An enhanced MPC for 3-L NPC converters, which uses
the concept of the VSVs, is then described and compared with the conventional one. The
implementation of the proposed MPC gate signals is also presented in this chapter. The 3L NPC VSC efficiency analysis is also demonstrated. This chapter is concluded by
providing simulation results which are validated using controller hardware-in-the-loop
(HIL) studies.

•

Chapter 4 explains and introduces both the conventional and proposed model predictive
voltage control (MPVC) methods for the 3-L T-type converters. Additionally, the T-type
gating signals generation is demonstrated. The topology efficiency analysis is also
discussed, considering the typical and proposed MPVC. Comprehensive simulation results
are also included. Finally, the experimental test setup is shown followed by comprehensive
experimental results which verify the theoretical analysis and simulation studies.

•

Chapter 5 includes the dissertation conclusions, contributions and recommendations for
future research wok.
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CHAPTER 2
MODELING OF THE GRID-CONNECTED AND STAND-ALONE CONVERTER
SYSTEMS
2.1 Introduction
Three-level (3-L) VSC topologies, which include the neutral-point clamped (NPC) and the Ttype VSCs, have been extensively used in grid-connected and stand-alone microgrids (MG)
applications despite the advantages and drawbacks, which distinguish these topologies. Typically,
the common control schemes of the VSCs in an MG are the grid-following and grid-forming VSCs.
On the one hand, when a VSC is operated in a grid-following mode, an LCL filter is usually used
as an interface between the VSC topology and the main electric grid to suppress the high-frequency
harmonic contents, generated by the power switches of the VSCs. The main control objective in
the grid-interfaced VSCs is usually the LCL-filter input/output current. On the other hand, when
designing a system for grid-forming applications, an LC filter can serve as an interface between
the selected topology and the load to provide high-quality output voltage. For stand-alone systems,
the LC-filter capacitor voltage is usually the control aim.
Therefore, in order to design a finite-control-set model predictive control (FCS-MPC) strategy
for grid-connected and stand-alone MG applications, it is essential to not only determine the model
for the selected topology, but also the models for the chosen ac passive filter, which can be either
LCL or LC filter. Since the work of this dissertation concentrates on 3-L VSC topologies,
developed models for the dc-link capacitors are also unavoidable to be used for the neutral-point
voltage (NP-V) regulations. As a result, this chapter starts by providing a generic discrete model
for the 3-L VSC. Then, the continuous- and discrete-time mathematical models for the 3-L VSC
dc-link capacitors are explained. Because the different VSCs are tied to the load/grid through ac
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LC/LCL filters, the continuous- and discrete-time mathematical models for such ac passive filters
have been also derived and presented in this chapter so that they can be used in the digital
controller. Finally, for an MG with the grid-connected VSCs, it is always important to ensure the
synchronization of the various VSCs with the electric utility voltage in order to accomplish
efficient energy transfer between the converter and the ac mains. Thus, a continuous-time model,
represented in the S-domain followed by a discrete-time model, shown in the Z-domain, for the
synchronous-reference frame phase-locked loop (SRF-PLL) have been derived and presented in
this chapter.
2.2 Modeling of Generic Three-Phase 3-L VSCs
On the one hand, for medium- to high-voltage high-power MG applications, the 3-L NPC
VSCs, similar to the one displayed in Figure 2.1, have replaced the traditional 2-L VSCs due to
multiple advantages. First, in a 3-L VSC topology, the voltage stress across the power
semiconductor switches is reduced by half compared to the voltage, which is seen by the power
switches of a 2-L VSC topology. This merit not only allows increasing the dc-bus voltage of a 3L VSC so that more power can be transferred, but also contributes in substantial reduction in the
power semiconductor devices switching losses. Relative to the typical 2-L VSCs, the use of the 3L VSCs has also resulted in high-quality VSC output waveforms. Hence, the size of the ac passive
filters, used to link various VSCs in the MG, is considerably reduced, which improves the system
efficiency. Therefore, all the aforementioned merits have contributed in the wide-spread use of 3L VSCs for MG applications. However, despite the merits of using 3-L NPC in MG applications,
the conduction power loss associated with the 3-L VSCs are higher than those generated by
classical 2-L VSCs due to the increase number of the switching devices per phase leg. Thus, for
low- to medium-voltage high-power applications, a 3-L T-type VSC topology, has been lately
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proposed to be an alternative to the conventional 2-L and 3-L NPC VSCs. This topology presents
low conduction losses, similar to 2-L converters, while maintaining the advantages of 3-L NPC
converters.
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Figure 2.1: Schematic of a three-phase 3-L NPC VSC.
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Figure 2.2: Schematic of a three-phase 3-L T-type VSC.
Shown in Figure 2.1 is the schematic of the three-phase 3-L NPC VSC. Each phase of this
topology is composed of four power semiconductor devices, Sx1, Sx2, Sx3 and Sx4, with four antiparallel diodes, Dx1, Dx2, Dx3 and Dx4, and two clamping diodes. Taking phase leg a of the NPC
VSC topology that is shown in Figure 2.1 as an example, the four active power electronics switches
are Sa1, Sa2, Sa3 and Sa4 while the anti-parallel diodes, connected across each of the four power
switches, are Da1, Da2, Da3 and Da4. Additionally, the clamping diodes can be seen connecting the
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point between the upper power switches and the point between the lower power switches to the
dc-link neutral point (NP). Similarly, the complete circuit diagram of a generic three-phase 3-L Ttype VSC is depicted in Figure 2.2. Unlike the 3-L NPC VSCs, the 3-L T-type VSC does not
require having clamping diodes, which reduces the components needed to structure the topology.
Nonetheless, the 3-L T-type VSC still require four active power electronic switches with their antiparallel diodes to compose one phase leg, as displayed in Figures 2.2.
Although the structure of the 3-L NPC VSC is different than that of the 3-L T-type VSC, both
topologies share the same converter discrete model. Thus, the rest of section 2.2 in this chapter
focuses on describing a generic model for the three-phase 3-L VSCs. To illustrate the 3-L VSC
model, each phase of the NPC and T-type VSCs has four switch positions, e.g., Sa1, Sa2, Sa3 and
Sa4 in phase a. The inverter output phase voltage with respect to the dc-link NP o, which is denoted
by vxo, is determined by the applied switching state variable (Sx) of the phase leg x, where x = [12].
For a 3-L VSC, which can be either NPC or T-type inverter, the Sx has three possible values, i.e.,
+1, 0, and ‒1, which were denoted as +, 0, and ‒, in this work. Assuming equal dc-link capacitor
voltages, i.e., vC1 = vC2, the three possible values of Sx, which result in Vdc/2, 0, and ‒Vdc/2 at the
terminals of the inverter, are defined as in (2.1). Summarized in Table 2.1 is the relationship among
the state of each switch position, Sx, and the converter output phase voltage vxo [122]-[132].

vx o = S x

where
Vdc = vC1 + vC2;
x = {a, b, c}.
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Vdc
2

(2.1)

Table 2.1
Relationship Between Switching State (Sx) and Terminal Voltage (vxo)
Sx

Sx1

Sx2

Sx3

Sx4

vxo

+

1

1

0

0

Vdc/2

0

0

1

1

0

0

‒

0

0

1

1

‒Vdc/2

Considering all possible combinations of the switching states among the three phases of the 3L converter, a total of 27 active voltage space vectors are produced. By using (2.2), the voltage
space vectors are generated to be used in the converter model.

V=

2
(vao + a  vbo + a2  vco )
3

(2.2)

where
vao, vbo and vco

inverter L-to-N output voltages;

a = e j2π/3

unitary vector.

Presented in Figure 2.3 is the SV diagram of the three-phase 3-L VSCs, which has 19 nonredundant voltage space vectors. In this SV diagram, the voltage space vectors are classified into
four categories. These categories include the zero voltage vectors V0, the small voltage vectors
VSi, the medium voltage vectors VMi and the large voltage vectors VLi, where j = 1,2,3 and i = 1,
…, 6. The neutral-point current (NP-C) associated with every switching state of these 27 voltage
vectors are also presented in brackets as shown in Figure 2.3. Although the three-phase 3-L NPC
converters have different configuration than the three-phase 3-L T-type converters, they both share
the same converter model and SV diagram, which is presented in Figure 2.3. Finally, summarized
in Table 2.2 is the 27 different switching states and the corresponding voltage space vectors of
every switching state.
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Table 2.2
The Switching States (Sx) and the Voltage Space Vectors (Vi) of the Three-Phase 3-L VSC
Sa

Sb

Sc

Vi

‒
0
+
+
0
+
0
0
‒
0
‒
0
‒
+
0

‒
0
+
0
‒
+
‒
+
0
+
0
0
‒
0
‒

‒
0
+
0
‒
0
‒
0
‒
+
0
+
0
+
0

+

0

‒

VM1 = (1/ 2) Vdc + j ( 3 / 6) Vdc

0

+

‒

VM2 = j ( 3 / 3) Vdc

‒

+

0

VM3 = (−1/ 2) Vdc + j ( 3 / 6) Vdc

‒

0

+

VM4 = (−1/ 2) Vdc − j ( 3 / 6) Vdc

0

‒

+

VM5 = − j ( 3 / 3) Vdc

+

‒

0

VM6 = (1/ 2) Vdc − j ( 3 / 6) Vdc

+

‒

‒

VL1 = (2 / 3) Vdc

+

+

‒

VL2 = (1/ 3) Vdc + j ( 3 / 3) Vdc

‒

+

‒

VL3 = (−1/ 3) Vdc + j ( 3 / 3) Vdc

‒

+

+

VL4 = (−2 / 3) Vdc

‒

‒

+

VL5 = (−1/ 3) Vdc − j ( 3 / 3) Vdc

+

‒

+

VL6 = (1/ 3) Vdc − j ( 3 / 3) Vdc

V0 = 0

VS1 = (1/ 3) Vdc
VS2 = (1/ 6) Vdc + j ( 3 / 6) Vdc
VS3 = (−1/ 6) Vdc + j ( 3 / 6) Vdc

VS4 = (−1/ 3) Vdc
VS5 = (−1/ 6) Vdc − j ( 3 / 6) Vdc
VS6 = (1/ 6) Vdc − j ( 3 / 6) Vdc
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Figure 2.3: SV diagram of the three-phase 3-L VSCs.

2.3 Modeling of the DC Link
One main challenge when controlling a 3-L VSC is balancing the dc-link capacitor voltages.
Therefore, to properly regulate the voltages across the two dc-link capacitors, the discrete models
for the dc-link capacitor voltages have to be derived. As a result, in this section, the continuoustime model for the dc-link capacitor voltages firstly derived before it is discretized such that it can
be used in the digital controller practical implementation.
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2.3.1 Continuous-Time Model for the DC-Link
By applying the Kirchhoff Current Law (KCL) on the upper and lower dc-link capacitors, the
dc-link capacitor voltages differential equations for the upper and lower capacitors, i.e., vC1 and
vC2, respectively, can be determined as expressed in (2.3) and (2.4).
dvC1 iC1
=
dt
C1

(2.3)

dvC 2 iC 2
=
dt
C2

(2.4)

where
C1 and C2

upper and lower dc-link capacitors;

vC1 and vC2

voltages across the dc-link capacitors;

iC1 and iC2

currents flowing through the dc-link capacitors.

2.3.2 Discrete-Time Model for the DC-Link
After deriving the continuous-time differential equations of the dc-link capacitor voltages, the
Forward Euler approximation method with a sampling time Ts, which is expressed in (2.5), is used
to obtain the discrete-time differential equations of the dc-link capacitor voltages as presented in
(2.6) and (2.7).
dvC1,2
dt



vC1,2 (k + 1) − vC1,2 (k )
Ts

vC1 (k + 1)  vC1 (k ) +
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Ts
iC1 (k )
C1

(2.5)

(2.6)

vC 2 (k + 1)  vC 2 (k ) +

Ts
iC 2 (k )
C2

(2.7)

where k and k + 1 represent two consecutive sampling periods.
The currents flowing through the upper and lower dc-link capacitors, i.e., iC1 and iC2, at
sampling instant k are also predicted to avoid using current sensors. The dc current, Idc, supplied
by the dc voltage source, Vdc, the applied switching state variable, Sx, and the measured threephase inverter current, ic,abc at sampling instant k, are used in (2.8) and (2.9) to calculate the dclink capacitor currents as follows
iC1 (k ) = Idc (k ) − H1aic,a (k ) − H1bic,b (k ) − H1cic,c (k )

(2.8)

iC 2 (k ) = Idc (k ) + H 2aic,a (k ) + H 2bic,b (k ) + H 2cic,c (k )

(2.9)

where
H1x = 1 if Sx = “+”, otherwise H1x = 0;
H2x = 1 if Sx = “‒”, otherwise H2x = 0;
x = {a, b, c}.
2.4 Modeling of the VSC Output LC and LCL Filters
For MG applications, the most common kinds of harmonic filters are L, LC and LCL filters.
Typically, the L and the LCL filters are used to interface VSCs, which have the grid injected current
as a controlled variable, with the main electric grid [133]. On the contrary, the LC filters are used
to help operating power converters as grid-forming VSCs, which perform voltage control [134],
[135]. In this section of this chapter, the two common kinds of the harmonics filters, which are the
LC and the LCL filters, are described in detail. The continuous-time modeling of these filters is
firstly derived. Then, the discrete-time of these models are obtained.
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2.4.1 Modeling of the LC Filter
For stand-alone VSC systems such as uninterruptible power supplies (UPSs), the LC filters are
usually used at the output of these converters to serve as a connection between the topology and
the critical loads so that converters switching ripples are mitigated [136]. The LC filter is typically
made of a single inductor and a single capacitor. While the LC-filter inductor, i.e., L, is used to
provide considerably high impedance, which can block the high-frequency current components,
the LC-filter capacitor, i.e., C, ensures substantially low impedance to bypass the current
components at high frequencies [137].
In general, the UPSs, which have the LC-filter capacitor voltage as the controlled variable,
have to be well-controlled; otherwise resonances may lead to an oscillatory behavior, which can
eventually cause to system instability [138]. Typically, for control techniques, which have a fixed
switching frequency, designing the LC filter should be simple as the L and C can be selected to
have a resonant frequency that is considerably lower than the switching frequency. Following this
design method ensures that the frequency of the lowest harmonic component is always higher than
the controller resonant frequency. In the contrary, designing the LC filter for control methods with
variable average switching frequency is more challenging since the lowest harmonic component
may have a frequency that is lower than the controller average switching frequency [139].
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Figure 2.4: One-line diagram of an LC filter.
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Figure 2.4 shows the one-line diagram of an output LC filter, which is made of an inductor, L
and a capacitor C. The continuous-time state-space model of this LC filter is derived in this chapter;
the discrete-time state-space model, then, is calculated.
2.4.1.1 Continuous-Time Model for the LC Filter
The continuous-time model for the LC filter can be determined by deriving the differential
equations for the LC-filter input current, ic, and LC-filter capacitor voltage, vo. This can be achieved
by applying the Kirchhoff Voltage Law (KVL) and the Kirchhoff Current Law (KCL) on loop 1
and node 1, shown in Figure 2.4, respectively. Then, the derived differential equations are
organized in the state-space form as expressed in (2.10) [140].

dx
= Ax + B1vc + B2iload
dt
where

i 
x= c;
vo 
 0
A=
1/ C f

−1/ L f 
;
0 

1/ L f 
B1 = 
;
 0 

 0 
B2 = 
.
 −1/ C f 
where
Lf

LC-filter inductor;

Cf

LC-filter capacitor;
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(2.10)

vc

converter output voltage;

ic

converter-side current;

iload

load-side current;

vo

load voltage.

2.4.1.2 Discrete-Time Model for the LC filter
The discrete-time state-space model of the LC filter is obtained by discretizing (2.10) with a
sampling time, Ts, and expressed [140] as expressed in (2.11). This discretized model is used in
the digital controller implementation.
x(k + 1) = Ax(k ) + B1vc (k ) + B2ig (k )

(2.11)

where

A = e ATs ;
Ts

B1 =  e ATs B1dt ;
0

Ts

B2 =  e ATs B2 dt .
0

where
k and k + 1

two consecutive sampling periods;

Ts

controller sampling time.

2.4.2 Modeling of the LCL filter
For grid-connected VSCs, the converter switching harmonics are usually attenuated using
either an L filter or an LCL filter. On the one hand, the L filter, which can be modeled as a first39

order system, is simply designed using a single inductor. The merit of this simple design is the use
of an uncomplicated controller with such system. On the other hand, the LCL filter, which is
formed using a combination of two inductors and a single capacitor, can be realized as a thirdorder system. This system has two complex poles, which contribute into resonant frequencies.
These resonant frequencies require careful attenuation when designing the controller such that a
stable closed-loop system is accomplished [141]. Although the L filter has a much simpler design
compared to the LCL filter, the latter presents considerably better attenuation for the harmonics,
and it substantially reduces the ac filter volume [142]. These advantages of the LCL filter have
contributed in the wide employment of this passive filter in grid-connected VSC applications
[133].
Considering the LCL filter operation, the high-frequency harmonics of the current waveforms
are bypassed using the capacitor since it provides a near-zero impedance path for these contents.
The use of the LCL filter results in improving the quality of the VSC output waveforms, and it
allows using significantly smaller inductors values relative to the L filter. However, using the LCL
filter leads to have resonance at a certain range of frequencies, which may result in having current
waveforms oscillations. These oscillations can further lead to have system instability if the
resonant peaks are not damped. Therefore, different damping techniques have been proposed.
Traditionally, passive damping, which can be achieved by including an actual resistor into the filter
design, has been firstly used. The two common ways to connect the passive resistor is either in
series or in parallel with the filter capacitor. Later, active damping, which uses a virtual resistor,
have been implemented to improve the converter overall efficiency [75], [143].
In this work, the classical passive damping method, using a resistor connected in series with
the LCL-filter capacitor, has been chosen due to the easy implementation and effectiveness in
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damping the peak resonances. Presented in Figure 2.5 is the one-line diagram of an LCL filter,
which is composed of two inductors, L1 and L2, a capacitor Cf and a damping resistor, R. Similar
to the LC filter, the continuous-time state-space model of the LCL filter has to be derived. Then,
the discrete-time state-space model for the LCL filter can be obtained from the continuous-time
model such that it can be practically implemented in the controller.
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iCf
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vCf

1

2

vg

vR

R

Figure 2.5: One-line diagram of an LCL filter.
2.4.2.1 Continuous-Time Model for the LCL filter
By applying the KVL on loop 1 and loop 2, shown in Figure 2.5, the converter-side current, ic,
and the grid-side current, ig, differential equations are derived. Then, the KCL has been applied on
node 1, shown in Figure 2.5, to derive the LCL-filter capacitor voltage, vCf, differential equation.
After that, the continuous-time state-space system of the LCL filter is formed in a continuous-time
state-space model as expressed in (2.12).

dx
= Ax + Bu
dt
where

 ic 
 
x =  ig  ;
vCf 
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(2.12)

− R / L R / L

A =  R / L −R / L
 1/ C f −1/ C f


−1/ L 

1/ L  ;
0 

 vc 
u =  ;
 vg 
1/ L1
B =  0
 0

0 
−1/ L2  .
0 

where
L1 and L2

LCL-filter inductors;

Cf

LCL-filter capacitor;

R

LCL-filter damping resistor;

vc

converter output voltage;

vCf

LCL-filter capacitor voltage;

ic

converter-side current;

ig

grid-side current;

vg

grid voltage.

2.4.2.2 Discrete-Time Model for the LCL filter
Then, the discrete-time state-space model of the LCL filter is obtained by applying the forward
Euler approximation approach with a sampling time Ts and expressed in (2.13).

x(k + 1) = Ad x(k ) + Bd u(k )
where
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(2.13)

 ic (k + 1) 


x(k + 1) =  ig (k + 1)  ;
vCf (k + 1) 


 ic ( k ) 


x ( k ) =  ig ( k )  ;
vCf (k ) 


1 − RTs / L1
RTs / L1

Ad =  RTs / L2
1 − RTs / L2
 Ts / C f
−Ts / C f


−Ts / L1 

Ts / L2  ;
1 

 vc (k ) 
;
 vg ( k ) 

u (k ) = 
Ts / L1
Bd =  0
 0

0 
−Ts / L2  .
0 

where
k and k + 1

two consecutive sampling instants;

Ts

controller sampling time.

2.5 Modeling of the SRF-PLL
In grid-tied VSC applications, the electric grid synchronization is a critical concept for having
accurate and safe operation for the grid-interfaced MGs, which consist normally of various gridconnected VSCs, with the electric grid [64]. The electric grid synchronization is defined as an
instantaneous monitoring for the status of the electric grid, to which one or multiple VSCs are
connected. To explain, the synchronization of the VSCs with the electric utility is a mandatory
task to ensure that the DERs are actively connected to the electric grid. Among different power
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synchronization techniques, the PLLs have been dominantly used in several electrical applications,
such as the grid-tied VSC applications. A PLL is generally defined as a non-linear closed loop
system, which has an output signal that is synchronized with the input reference signal’s angle and
frequency. To illustrate, the PLL is utilized in the grid-tied MG applications to provide an
instantaneous information regarding the phase angle and the amplitude of the electric grid
fundamental voltage [144]. Typically, a PLL is designed using a phase detector (PD), a loop filter
(LF) and a voltage-controlled oscillator (VCO). The implementation of the PD is usually the main
difference among the different types of the PLLs. In the work presented in this dissertation, the
SRF-PLL, which has the detailed structural block diagram displayed in Figure 2.6, is considered
to be implemented in the grid-connected MGs due to the fact that it has an easy and straightforward
implementation [145]. The SRF-PLL shows also a good performance during ideal electric grid
conditions whose balanced three-phase voltage is purely sinusoidal [146]. The three essential
components of the SRF-PLL are described as follows [147].

Vg,abc

ωff

kp
abc
αβ

Vg,αβ

αβ
dq

Phase Detector
(PD)

Vg,d
Vg,q

ki

1/s
Loop Filter
(LF)

̂

1/s

ˆ

ˆ
V
g , abc
cos(x)

Voltage Controlled Oscillator
(VCO)

Figure 2.6: Control block diagram of an SRF-PLL.

•

A phase detector (PD): This block has two inputs, which are the input signal, Vg,abc, and
the output of the voltage-controlled oscillator (VCO), Vˆ g ,abc . The output of the PD is
described as a signal which is proportionally related to the input signals’ phase difference.
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•

A loop filter (LF): The main purpose of using this block is to provide attenuation against
the high-frequency components in the ac waveform coming from the PD. Normally, either
a low-pass filter or a PI controller is used in this block.

•

A voltage-controlled oscillator (VCO): The ac signal, Vˆ g ,abc , is produced using this block.
The frequency of the produced ac signal, ̂ , is determined by a reference frequency, ωff,
that is shifted by the output of the LF.

In this section of this chapter, the S-domain model for an SRF-PLL has been first introduced.
Then, the Z-domain model has been derived so that the SRF-PLL can be applied in the digital
controller [148].
A closed loop SRF-PLL is designed using the Park and the Clarke transformations to work as
a PD, a PI controller to represent the LF, and an integrator, which can work as a VCO. To design
an SRF-PLL, similar to the one demonstrated in Figure 2.6, a two-step transformation, i.e., the
Park and Clarke transformations, are firstly used to detect the phase difference between the input
and the output signals. This phase error is represented by the electric grid quadrature voltage, Vg,q.
Then, in order to lock the input and output signals together, Vg,q must be forced to zero. In order
to achieve that, the output of the PD, Vg,q, is passed through a PI controller, which regulates the
phase error to zero. The output of the PI controller is then passed through the VCO. In the VCO,
the estimated frequency, ̂ , is produced by adding the PI controller output to the defined reference
frequency, ωff, before it is integrated such that an estimated phase angle, ˆ , is finally
accomplished.
The Park and Clarke transformation have to be applied for the three-phase voltage vector, Vg,abc
expressed in (2.14), which is assumed to be the PLL input voltage.
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Vg ,abc

 vg , a  

Vg cos( g )
  

=  vg ,b  = Vg cos( g − (2 / 3)) 
 vg ,c  Vg cos( g + (2 / 3)) 
  


(2.14)

First, the Clarke transformation is implemented to obtain the matrix form of the three-phase
voltage vector, Vg,abc, in the stationary-reference frame, αβ0-reference frame, by applying (2.15).
T 0

Vg , 0

−1/ 2
 1
 vg , 

2


=  vg ,   =  0 − 3 / 2
3
 vg ,0 
1/ 2


1/ 2

−1/ 2 

3 / 2   Vg ,abc
1/ 2 

(2.15)

Second, the Park transformation is applied such that the output of the PD is two dc quantities,
which are represented in the synchronous-reference frame, dq0-reference frame. Presented in
(2.16) is the dq0-reference frame voltages, Vg,dq0.
Tdq 0

Vg ,dq 0

Vg ,d 
 cos( ) sin( ) 0 

 2
= Vg ,q  =  − sin( ) cos( ) 0  Vg , 0
3
Vg ,0 
 0
0
1 



(2.16)

Solving (2.16) and neglecting the zero component, Vg,0, yields

Vg ,dq

Vg ,d  Vg cos(ˆ −  g ) 
=

=
Vg ,q  Vg sin(ˆ −  g ) 

(2.17)

Now, having a phase difference between the estimated output signal and the input signal that
is equal to zero, i.e., ˆ =  g , means both signals are locked with each other. Furthermore, it is
possible to calculate the voltage vector magnitude by using (2.18).
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Vg = Vg2,d + Vg2,q

(2.18)

Since having a zero-error phase difference, i.e., ˆ =  g , yields to have Vg,q = 0, the magnitude
of the voltage vector is calculated as Vg = Vg,d. Therefore, it can be concluded that during ideal
electric grid conditions, i.e., purely sinusoidal and balanced three-phase voltage, an SRF-PLL has
the capability to output the information, which includes the frequency, ̂ , the phase angle, ˆ , and
the voltage amplitude, Vg,d.
2.5.1 Design of the Proportional-Integral (PI) Control Gains in S-Domain
In this subsection, the design of the PI control gains, i.e., kp and ki, is demonstrated in the
continuous time, referred to as the s-domain. Since the PI controller is designed for the SRF-PLL,
which is used for grid-connected applications, the electric grid voltage vector, Vg,abc, expressed in
(2.14), is assumed to be the SRF-PLL input signal [148].
Now, defined in (2.19) is the reference voltage vector, vabc, which has an amplitude that is
equal to Vg.

v abc = Vg ei ( S )

(2.19)

From Figure 2.6, the output of the SRF-PLL is known to be the estimated phase angle is ˆ ,
which can be represented using

1
s

ˆ( s) = ˆ ( s)

(2.20)

If the estimated frequency, ̂ , shown in (2.20), is used as the action applied by the controller,
the plant to be controlled becomes

47

H p ( s) =

1
s

(2.21)

If the transfer function of the PI control, which is utilized in the SRF-PLL design that is shown
in Figure 2.6, is given as in (2.22),

H c ( s) =

k p s + ki
s

(2.22)

The open-loop transfer function of the system can be determined by multiplying both transfer
functions, Hp(s) and Hc(s), which are presented in (2.21) and (2.22), and it is expressed as in (2.23).

H OL ( s) = H c ( s) H p ( s) =

k p s + ki 1

s
s

(2.23)

Taking into account the generic form of the second-order closed-loop transfer function for a
system with a unity loop, which is expressed in (2.24),

H CL ( s) =

H OL ( s)
1 + H OL ( s)

(2.24)

The normalized closed-loop transfer function, HCL(s), is calculated and presented in (2.25).

H CL ( s) =

k p s + ki
s 2 + k p s + ki

(2.25)

Finally, the s-domain PI control gains, i.e., kp and ki, are determined by means of the generic
form of the second-order transfer function, which is expressed in (2.26).

H ( s) =

n2
s 2 + 2n s + n2

where
ωn

the natural frequency;
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(2.26)

ζ

the damping factor.

If the coefficients in denominator of (2.25) are matched with those of (2.26), the PI control
gains can be calculated using (2.27) and (2.28).
k p = 2n

(2.27)

ki = n2

(2.28)

2.5.2 Design of the Proportional-Integral (PI) Control Gains in Z-Domain
The continuous-time PI controller, which are described in the previous subsection, has to be
converted to the discrete-time, referred to as z-domain, for proper digital implementation. In order
to properly convert the system to the z-domain, the Forward Euler approximation technique,
presented in (2.29), is utilized [148].

s→

z −1
Ts

(2.29)

Now, let the estimated phase angle, ˆ , which is expressed in (2.20), be discretized using (2.29)
and expressed as in (2.30).

ˆ( z ) =

Ts
ˆ ( z )
z −1

(2.30)

Considering ˆ ( z ) and Ts to be the control action, which is the estimated frequency, and the
controller sampling time, respectively, this yields to have the plant in the z-domain to be

H p ( z) =
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Ts
z −1

(2.31)

The PI controller transfer function presented in (2.22), can also be determined in z-domain by
applying the Forward Euler approximation as follows

H c ( z) =

k p ( z − 1) + kiTs
z −1

(2.32)

From (2.31) and (2.32), the open-loop transfer function of the SRF-PLL in z-domain, expressed
in (2.34), can be calculated using the generic form of the open loop transfer function, which is
presented in (2.33).
HOL ( z ) = H c ( z ) H p ( z )

H OL ( z ) =

k p ( z − 1) + kiTs
z −1



Ts
z −1

(2.33)
(2.34)

Similar to the s-domain closed-loop transfer function, the z-domain closed-loop transfer
function, which is explained in (2.36), is calculated using the general form of a closed loop transfer
function, presented in (2.35).

H CL ( z ) =

H CL ( z ) =

H OL ( z )
1 + H OL ( z )

(k pTs ) z + (kiTs2 − k pTs )
z 2 − (k pTs − 2) z + (kiTs2 − k pTs + 1)

(2.35)

(2.36)

From (2.36), the PI control gains in discrete time can be solved as

−2e−nTs cos(nTs 1 −  2 ) + 2
kp =
Ts
ki =

e−2nTs + k pTs − 1
Ts2
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(2.37)

(2.38)

2.6 Concluding Remarks
This chapter starts by describing the reasons, which make the 3-L VSC topologies more
popular for medium- to high- voltage MG applications. Then, the structural design for the
commonly used three-phase 3-L VSCs, which are the 3-L NPC and the 3-L T-type power
converters, was described in detail. A brief comparison between the NPC and T-type VSC
topologies was also mentioned. Then, the model design of these 3-L VSCs has been explained and
presented in Figure 2.3 and Table 2.2. Since the 3-L VSCs have two dc-link capacitors, a
continuous-time design for these dc-link capacitors followed by a discrete-time design have been
derived in this chapter. After describing the design of the 3-L VSC topology and the dc-link
capacitors, different kinds of converters output ac filters are explained with focus on the two
common and most effective filters, which are the LC and the LCL filters. Similar to the dc-link
capacitor design, the continuous-time designs for the LC and the LCL filters have been explained.
Then, these continuous-time systems have been discretized with a fixed sampling time. Finally,
since the phase synchronization is significant for grid-tied VSCs, the basic operation of a generic
PLL has been firstly demonstrated. After that, the design of the SRF-PLL has been shown in the
s-domain before it was discretized and presented in the z-domain such that it can be properly
implemented in the digital controllers.
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CHAPTER 3
AN ENHANCED MPC USING VIRTUAL SPACE VECTORS FOR GRID
CONNECTED 3-L NPC CONVERTERS
3.1 Introduction
Compared to controllers, which have modulators with a fixed switching frequency such as
PWM techniques, finite-control-set model predictive control (FCS-MPC) is a variable switching
frequency control scheme. Thus, in microgrid (MG) applications, where voltage source converters
(VSCs) have to be interfaced with the electric grid through well-designed passive filters, the
variable average switching frequency could contribute in substantially increased output waveform
ripples due to the fact that the passive filters are often design to target harmonics contents at
specific frequencies [149]. Additionally, despite the fact that MPC is a multi-objectives control
strategy, which can include more than one target in a single quality function, designing a classical
MPC approach for a topology, similar to the three-phase three-level (3-L) neutral-point clamped
(NPC) VSCs, requires careful consideration and proper selection to the weighting factors of the
multiple objectives [123]. To further explain, the different objectives in the cost function of the
MPC method have to be weighted carefully against each other to have a compromised controller
performance. Considerable amount of time and effort, therefore, are needed to select the different
optimal weighting factors. Hence, this iterative process not only increases the controller
complexity design, but also reduces the MPC performance since one weighting factor cannot be
optimal for multiple VSC operation conditions [150].
As a result, an enhanced MPC using virtual space vectors (VSVs) method has been proposed
in this chapter to address some of the challenges related to the implementation of the classical
MPC technique on the 3-L NPC VSCs [151], [152]. In the presented MPC method, a set of six
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VSVs have been created and added to the controller deign. In spite to the fact that including the
six VSVs into the classical MPC design increases the number of evaluations for the cost function
from 27 to 33 times, which ultimately results in having higher digital controller execution time,
major contributions have been verified when adopting the proposed MPC strategy. These
contributions are listed as follows
•

Enhanced VSC output waveform quality;

•

Reduced neutral-point voltage (NP-V) fluctuations;

•

Simplified weighting factor design;

•

Reduced ac filter size.

The notional MG, which is investigated in this work and displayed in Figure 3.1, consists of a
utility-scale photovoltaic (PV) inverter, an energy storage system (ESS) inverter and a local
unknown critical load, which is connected to the point of common coupling (PCC). A circuit
breaker (CB) is used to connect and disconnect the MG to/from the main electric grid. The 3-L
NPC VSC, which has the power circuit shown in Figure 2.1 of Chapter 2, has been selected to
interface the solar panels and the ESS with the ac mains.

PCC

Solar Inverter

LCL
Filter

Energy Storage
System Inverter

LC
Filter

XFMR

CB

Grid
Local
Load

Figure 3.1: One-line diagram of the MG systems studied in this chapter.
This chapter firstly reviews the various operating modes of the three-phase 3-L NPC VSCs in
the MG, which are mainly categorized as grid-feeding and grid-forming operating modes, when

53

the conventional model predictive current control (MPCC) and model predictive voltage control
(MPVC) methods are used. Further, a detailed explanation for the proposed MPCC/MPVC
strategies and the gating signal generation method have been included. Moreover, increasing
voltage vectors application within the same control period, gives rise to a corresponding increase
in the average switching frequency. Hence, a converter switching and conduction power loss
model have been included in this chapter. The developed converter loss model is used to compare
and analyze the switching and conduction losses of the power switch devices considering both
typical and proposed MPC techniques. Then, various simulation studies have been shown to
demonstrate the performance of the classical and enhanced MPC strategies. A controller hardwarein-the-loop (C-HIL) test setup, which is used in this work, has also been explained. Furthermore,
the C-HIL studies have been displayed and discussed in this chapter. Finally, this chapter is
concluded with some concluding remarks which summarize the work proposed in this chapter and
the findings.
3.2 Conventional MPC Strategies for 3-L NPC VSCs
The control algorithms of the conventional MPCC and MPVC methods are shown in Figures
3.2(a) and 3.2(b), respectively. The detailed control block diagram of these typical MPC
approaches, which are applied to the grid-connected and islanded MG systems, is also provided in
Figure 3.3. To ensure fast-dynamic response against variations in solar generation and loads, both
VSCs, i.e., the solar inverter and the ESS inverter, in the MG system under investigation, are
controlled using the conventional MPCC/MPVC methods although the objectives of the designed
MPC strategies are different. To be more specific, the output current of the grid-connected PV
VSC is controlled to ensure maximum power delivery to the load, which means the PV VSC is
controlled as a grid-feeding VSC, whose reference current signal is produced using the maximum
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power point tracking (MPPT) technique. On the contrary, the ESS VSC is controlled in the gridforming operating mode, which not only establishes the electric grid voltage and frequency in the
MG islanded mode, but also provides power support to the PCC if needed. A comprehensive
description for both VSC control schemes is provided next in order to draw a full picture for the
control techniques [152], [153].
3.2.1 Control of the Grid-Following VSC
As illustrated in Figure 3.3, the MPCC strategy is designed to control the grid-tied solar
inverter output current. In order to achieve that, multiple feedback signals have to be measured
instantaneously. Therefore, the feedback signals, the solar inverter-side current, ic1, grid-side
current, ig1, voltage across the LCL-filter capacitor, vCf1, and the dc-link capacitor voltages, vC11
and vC12, are measured at sampling instant k. Then, vC11, vC12 and ic1 can be predicted at the
sampling instant k + 1 by using (2.6), (2.7) and (2.11), which were derived and presented in Chapter
2. Finally, an optimal voltage vector, which minimizes the cost function that is designed for the
MPCC method, i.e., g1 expressed in (3.1), can be determined. In the conventional MPC strategies,
to ensure well-regulated NP-V oscillations, a specified term evaluating the difference between the
voltages across the two dc-link capacitors is required. The term’s weighting factor, i.e., λdc1 shown
in (3.1), needs to be carefully selected to trade the NP-V fluctuations performance against the main
goal of MPCC, which is the VSC-side current [122]. In addition, it is worth noting that, since the
controller sampling time, Ts, of the reference current is particularly small compared to the
*
fundamental period of the supplied current, it can be assumed that the value of i
remains the

same over one sampling period, which is Ts presented in Table 3.3, which means that there is no
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need for extrapolation of the reference current signal. Finally, the MPCC control algorithm is
presented in Figure 3.2(a) [123].

g1 = (i* − icp1, )2 + (i* − icp1, )2 + dc1 (vCp11 − vCp12 )

(3.1)

where

i* and i*

real and imaginary parts of the converter reference current;

icp1, and icp1, 

real and imaginary parts of the converter predicted current;

vCP11 and vCP12

predicted dc-link capacitor voltages of the solar inverter;

dc1

weighting factor for the dc-link voltages balancing term.
Start

Start

Sampling ic1(k), ig(k), vCf1(k), vC11(k),vC12(k) and Idc1(k)

Sampling ic2(k), iload(k), vo(k), vC21(k),vC22(k) and Idc2(k)

gopt = inf

gopt = inf

For i = 1:27

For i = 1:27

DC-link voltages predictive models (eqs. 2.6 and 2.7)

DC-link voltages predictive models (eqs. 2.6 and 2.7)

Current predictive model (eq. 2.11)

Voltage predictive model (eq. 2.13)

Cost function g1 (eq. 3.1)

Cost function g2 (eq. 3.2)

g < gopt ?

No

g < gopt ?

Yes
gopt = g and iopt = i
No

No

Yes
gopt = g and iopt = i
No

i = 27 ?

i = 27 ?

Yes
Apply optimal switching state

Yes
Apply optimal switching state

Return

Return

(a)

(b)

Figure 3.2: Control algorithms of the typical MPC methods (a) MPCC and (b) MPVC.
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Figure 3.3: Control block diagram of typical MPC methods for the MG systems.
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3.2.2 Control of the Grid-Forming VSC
In regard to the grid-forming ESS inverter, the MPVC scheme, whose flow chart algorithm is
shown in Figure 3.2(b), is developed with the complete control block diagram presented also in
Figure 3.3. As demonstrated in Figure 3.3, the VSC-side current, ic2, the LC-filter capacitor
voltage, vo, the grid-side current, ig2, and the dc-link capacitor voltages, vC21 and vC22, are measured
at sampling instant k. Using (2.6), (2.7) and (2.13), which were derived in Chapter 2, the vC11 and
vC12 as well as the load voltage, vo, at sampling instant k + 1 can be predicted. The cost function

g 2 , which is expressed in (3.2), is designed to achieve the two control objectives, i.e., the load
voltage and the dc-link capacitor voltages balancing. The weighting factor, λdc2, is used in the term
related to the dc-link capacitor voltages balancing [140].

g2 = (v* − vop, )2 + (v* − vop, )2 + dc 2 (vCp21 − vCp22 )

(3.2)

where

v* and v*

real and imaginary parts of the load reference voltage;

vop, and vop, 

real and imaginary parts of the load predicted voltage;

vCP21 and vCP22

predicted dc-link capacitor voltages of the ESS inverter;

λdc2

weighting factor for the dc-link voltages balancing term.

3.3 Proposed MPC Strategies for 3-L NPC VSCs
Shown in Figure 2.1, which was presented in Chapter 2, is the schematic of the three-phase 3L NPC VSC. Over a sampling period, Ts, if the average value of the neutral-point current (NP-C),
which is io in the middle wire of the dc-link capacitors shown in Figure 2.1 of Chapter 2, is nonzero, the NP-V oscillations will occur in the 3-L NPC VSC [154]. Therefore, in both cost functions
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presented in this chapter, i.e., (3.1) and (3.2), a dedicated term is included to mitigate the NP-V
fluctuations. The specified terms’ weighting factors, i.e., λdc1 and λdc2, are critical to the
performance of the MPCC and MPVC methods since it is usually complicated to trade the dc-link
capacitor voltages balancing against the main goal of the MPCC and MPVC schemes, i.e., either
current or voltage reference tracking. The overall control block diagram of the notional MG with
the proposed control schemes is presented in Figure 3.4.
In order to provide a complete description for the proposed MPC strategies, in this section of
this chapter, the concept of the VSVs is explained first. The gating signals implementation is then
demonstrated; followed by a space vector (SV) diagram comparison of the typical and proposed
MPC techniques.
3.3.1 VSVs and Extended Switching States Synthetization
As an alternative to the typical MPC method, the concept of the VSVs, which was firstly
introduced in [155] and implemented for the space vector pulse-width modulation (SV-PWM), has
been adopted in this work. The VSVs are defined as a set of space vectors synthesized by using
the three-nearest original voltage space vectors, e.g., the Vx, Vy, and Vz shown in Table 3.1,
however, the resulting io is zero over one sampling period, Ts, when any of the VSV is applied.
Following this concept, in this chapter, six VSVs, which are VV1 to VV6 shown in Figure 3.5, are
added to the 3-L NPC VSC finite control set (FCS) such that the number of possible switching
states is increased from 27 to 33, when compared with the conventional MPC method. Using the
VSV VV1 as an example, the VV1 is synthesized as

VV1 =

(VS1[ia ] + VS2 [ic ] + VM1[ib ])
3
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(3.3)

In this work, to generate gate signals in a convenient way, the concept of the extended
switching state of an original voltage space vector Vm (m = 1, 2, … , 19) is defined using the form
of

S * = ( Sa1 Sa 2

Sb1 Sb 2

Sc1 Sc 2 )

(3.4)

The generic form, expressed in 3.4, contains the switching states of both top devices in each
phase leg as shown in 3-L NPC VSC schematic, which was presented in Chapter 2. Now, the
generic model of the extended switching states can be applied for all the VSVs. For instance, the
extended switching state for the VV1 can be easily determined as
S * (VS1[ia ]) S * (VS2 [ic ]) S * (VM1[ib ])
+
+
3
3
3
 0 +1+1 1+1+1 0 + 0 +1 0 +1+1
=
3
3
3
 3
1 2
1
2
=
1
0

3 3
3
3

S * (VV1 ) =

0+0+0
3

0 + 0 +1 

3


(3.5)

When a VSV is selected as the optimal voltage vector to be applied in the next control iteration,
it will generate zero average NP-C, i.e. Io = 0, over a switching cycle, such that NP-V is not
influenced. Therefore, when the six VSVs are added into the SV diagram, the NP-V fluctuations
can be mitigated due to the fact that these voltage space vectors do not contribute in arbitrary
charging and/or discharging for the dc-link capacitors. Additionally, the total harmonic distortion
(THD) of the 3-L NPC VSC output waveforms is noticeably reduced as the NP-V oscillations are
mitigated and the average switching frequency is increased. The reference signals tracking is also
improved since more voltage space vectors are included in the SV diagram, which reduces the
tracking error. Finally, since the use of the VSVs noticeably increases the average switching
frequency of the power switches, the size and weight of the passive ac filters, which are the LC
and LCL filters, can be significantly minimized, which improves the systems overall efficiency.
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Figure 3.4: Control block diagram of proposed MPC methods for different MG systems.
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Table 3.1
Summary for the Additional Six VSVs and Their Extended Switching States
Extended Switching States
VSV

Vx

S(Vx)

Vy

S(Vy)

Vz

S(Vz)
Sa1

Sa2 Sb1

Sb2

Sc1

Sc2

0

1/3

0

1/3

VV1

VS1[ia]

(0,‒,‒)

VS2[ic]

(+,+,0)

VM1[ib]

(+,0,‒)

2/3

VV2

VS2[ic]

(+,+,0)

VS3[ib]

(‒,0,‒)

VM2[ia]

(0,+,‒)

1/3 2/3 2/3

VV3

VS3[ib]

(‒,0,‒)

VS4[ia]

(0,+,+)

VM3[ic]

(‒,+,0)

0

1/3 2/3

VV4

VS4[ia]

(0,+,+)

VS5[ic]

(‒,‒,0)

VM4[ib]

(‒,0,+)

0

1/3 1/3 2/3 2/3

VV5

VS5[ic]

(‒,‒,0)

VS6[ib]

(+,0,+)

VM5[ia]

(0,‒,+)

1/3 2/3

0

1/3 2/3

VV6
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Figure 3.5: SV diagram of a three-phase 3-L NPC VSC with the six VSVs.
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Apply optimal switching state
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Apply optimal switching state

Return

Return

(a)
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Figure 3.6: Control algorithms of the proposed MPC methods (a) MPCC and (b) MPVC.

Since the number of the voltage space vectors to be evaluated in the cost function has been
increased from 27 to 33 voltage space vectors, the controller execution time, i.e. TMPC, is expected
to be increased due to the higher number of the controller algorithm calculations relative to that of
the traditional MPC algorithm. Therefore, the flow chart algorithms of the classical MPCC and
MPVC methods, which were demonstrated in Figure 3.2, have to be updated to include the VSVs.
Hence, the new control algorithms of the proposed MPCC and MPVC are shown in Figures 3.6(a)
and 3.6(b), respectively.
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3.3.2 Gate Signals Implementation
All the extended switching states of the six VSVs are summarized in Table 3.1. Using the
extended switching states, all VSVs and the real voltage space vectors can be translated to the gate
signals using an external modulator as presented in Figure 3.4. This modulator compares the
extended switching state of the optimal voltage vector selected by the MPC algorithm with a carrier
waveform which has a fixed switching frequency. An example to generate gate signals for VV1 is
shown in Figure 3.7.

S * ( VV1 )
Phase b

Phase a

Phase c

2/3
1/3
1

1

0
1

0

0

0

Gate signal Sa1

Gate signal Sb1

Gate signal Sc1

1
2/3
1/3
1

1

0

1

0
Gate signal Sa2

0
Gate signal Sb2

Gate signal Sc2

Figure 3.7: An illustration of gate signal generation for VV1.
3.3.3 SV Diagram Comparison of Different MPC Strategies
To further clarify the proposed VSVs’ concept, the presented SV diagram of the proposed
MPC method has been compared with the original space vector diagram and presented in Figure
3.8. The original voltage space vectors, which generate zero io are depicted in black circles while
the blue crosses represent original voltage space vectors with non-zero io. The additional virtual
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space vectors are shown in the red circles. The impact of every voltage space vector on the
converter NP-C, io, is summarized in Table 3.2.
Table 3.2
Impact of Different Voltage Space Vectors on the VSC NP-C
Impact of Voltage Space Vectors

Typical MPC

Enhanced MPC

VS1 ~ VS6

VS1 ~ VS6

VM1 ~ VM6

VM1 ~ VM6

on NP-C

Non-zero NP-C (Io ≠ 0)

V0
Zero NP-C (Io = 0)
VL1 ~ VL6

VL1 ~ VL6
VV1 ~ VV6

Enhanced MPC

Typical MPC

Original voltage vector
with Io = 0

V0

Original voltage vector
with Io 0

Virtual space vector with
Io = 0

Figure 3.8: An illustration of the impact of different voltage space vectors on the VSC NP-C.
3.4 Power Loss Analysis
In this chapter, the loss analysis for 3-L NPC VSCs was performed to address the trade-off
among the 3-L NPC VSC switching and conduction losses, the NP-V fluctuations and the 3-L
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NPC VSC output waveforms quality. A generic structural block diagram model [156] of a single
power semiconductor device switching and conduction power losses, i.e., Psw and Pcond, is
demonstrated in Figure 3.9. Using this power loss model, Psw and Pcond are calculated separately
before they are added together so that a total loss for a discrete power semiconductor device is
determined.
v,Sx(t)

i,Sx(t)

Sx Switching
detection

Mean

Psw,on

1 if Sx=1 Turn-on switching
0 if Sx=0
loss model
1 if Sx=0 Turn-off switching
loss model
0 if Sx=1
Psw,off
i,Sx(t)
Mean

v,Sx(t)

Conduction loss
model

i,Sx(t)
Sx

Mean

Pcond

Psw

Ploss

v,Sx(t)

Figure 3.9: Power loss model of a discrete power semiconductor device, Sx.
3.4.1 Switching Power Loss Model
As shown in Figure 3.9, the switching loss model is divided into two different parts, which are
the turn-on and turn-off switching loss models. Taking the gating signal of phase leg a top switch,
i.e., Sa1, as an example, a switching detection method is used to detect the rising and falling edges
of Sa1. On the one hand, if Sa1 rising edge is determined to be 1, i.e., Sa1 turns on, the turn-on
switching loss, Psw,on[Sa1], of Sa1 is calculated by multiplying the instantaneous voltage and current
of Sa1, i.e., vSa1(t) and iSa1(t), respectively. The result of this multiplication is, then, averaged over
a fundamental switching period, i.e., Ts. On the other hand, when the falling edge is detected,
which means Sa1 turns off, the turn-off switching loss, Psw,off[Sa1], of Sa1 can be determined by
multiplying vSa1(t) and iSa1(t) of Sa1. After that, the result of this multiplication is averaged in a
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similar way when Psw,on[Sa1] was calculated. The addition of Psw,on[Sa1] and Psw,off[Sa1], which can be
represented by Psw[Sa1], is the overall switching loss of Sa1.
3.4.2 Conduction Power Loss Model
The conduction power loss, Pcond[Sa1], of phase leg a top power switch device, i.e., Sa1, is simply
determined by firstly calculating the instantaneous power, which is the result of multiplying the
instantaneous voltage and current of Sa1, i.e., vSa1(t) and iSa1(t). Then, the calculated instantaneous
power is multiplied by the switch device status, which can be either 0 or 1. The result of these
multiplications can then be averaged over a fundamental switching period, Ts, to form the
conduction power loss of the single power semiconductor device, i.e., Sa1.
3.4.3 Three-Phase Power Loss Model
Now, the total switching and conduction power losses of the discrete power semiconductor
device Sa1, i.e., Ploss[Sa1], is calculated by adding Psw[Sa1] to Pcond[Sa1] as presented in Figure 3.9. As
previously described in Chapter 2, the phase leg a bottom switching devices, i.e., Sa3 and Sa4, are
always operating in a complementary mode for the phase leg a top switching devices, i.e., Sa1 and
Sa2. Therefore, only the total switching and conduction power losses for Sa1 and Sa2 are calculated
and analyzed. The other two complementary switching devices should have similar total power
losses to that of the Sa1 and Sa2. Thus, the total switching and conduction power losses of phase leg
a can be determined as
Ploss ,a = 2( Ploss[ Sa1 ] + Ploss[ Sa 2 ] )

(3.6)

Assuming the power VSC, on which the individual switching and conduction losses are
analyzed, is feeding a balanced three-phase load, the total three-phase switching and conduction
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power losses of the three-phase 3-L NPC VSC without considering the clamping diodes losses is
calculated as
Ploss = 3Ploss ,a

(3.7)

3.5 Simulation Studies
Simulation studies have been performed to validate the effectiveness of the proposed MPCC
and MPVC using the VSVs and the corresponding performance of the MG system. The system
parameters, which are presented in Table 3.3, have been utilized in the simulation model. The ESS
inverter is assumed to work as an uninterruptable power supply (UPS), which has the capability to
provide more power than the PV inverter since the latter has intermittent generated power.
Table 3.3
Investigated System Parameters
Parameters
Solar Inverter
rated active power
dc-link voltage
L1, L2
Cf1
MPC
sampling time Ts

•

Values
200 kW
480 V
200, 67 μH
200 μF
50 μs

Parameters
ESS Inverter
rated active power
dc-link voltage
L
Cf2
PI Controller
Kp, Ki
fsw

Values
300 kW
480 V
500 μH
480 μF
0.006, 0.8
2 kHz

Dynamic Response Analysis of MPC and PI Control During Reference-Step Change
Figure 3.10 shows a comparison between the current step response of the typical MPCC at an

average switching frequency of 2 kHz, and a traditional PI controller using 2 kHz fixed switching
frequency. The PI controller gains, shown in Table 3.3, are carefully tuned to achieve similar
overshoot with that of the typical MPCC method and fast-raising time without oscillations.
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Typical PI Control

(a)

Typical MPCC

(b)

Figure 3.10: Current dynamic response using the typical (a) PI controller and (b) MPCC.
At t = 0.60 s, when the reference current signal of the PV inverter has changed, the MPCC
method shows faster dynamic response relative to the classical PI controller. To explain, when
applying the PI controller, it can be seen from Figure 3.10(a) that Iinv,d has reached the steady-state
condition at t = 0.62 s, which means the actual current, Iinv,d, using the PI controller required 0.20
s to track its reference signal Iref,d. On the contrary, when the traditional MPCC approach is tested,
as demonstrated in Figure 3.10(b), Iinv,d could track its reference signal, Iref,d, in less than 0.03 s,
which clearly validates the fast-dynamic response of the MPCC compared to the PI control.
Additionally, from Figures 3.10(a) and (b), it can be concluded that the MPCC generally has better
decoupling characteristics between the active and reactive current components when compared
with the PI control. To explain, the reactive quantity of the PV inverter injected current, Iinv,q, has
been kept zero when testing the active component of the PV inverter injected current, Iinv,d, during
the current step response test. However, as shown in Figure 3.10(a) and (b), by comparing the
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response of the reactive PV inverter current, Iinv,q, one can see that the using the PI control has by
far more influence on the Iinv,q compared to the MPCC. To illustrate, when the current step test is
applied using the PI control, the value of the Iinv,q significantly dropped before it went back to zero.
However, using the MPCC method has almost negligible effect on the Iinv,q value when the current
step change test was conducted.
•

Steady State Analysis of the Various MPC Strategies
When the MG is operated in the islanded mode, the three-phase voltage and frequency at the

PCC are established by the ESS inverter since the main electric grid is disconnected while the PV
inverter is controlled to support the ESS inverter by supplying the maximum generated active
power to the PCC, where the load and the utility grid are tied. As shown in Figures 3.11 and 3.12,
the performance of the conventional and proposed MPCC methods is evaluated considering
different values of the weighting factor, λdc1, which is used with the dc-link capacitor voltages
balancing term.
To start with, on the one hand, as displayed in Figure 3.11(a), using a large λdc1, e.g., λdc1 = 10,
has affected the quality of the PV VSC output current quality as high THDi has been observed. On
the other hand, having λdc1 = 10 has allowed a perfectly balanced dc-link capacitor voltages as it
can be seen in Figure 3.12(a). To put it differently, the THDi of the PV output current has the value
of 3.65 % while the NP-V oscillations are within only 6 V. When λdc1 is reduced 10 times to the
value of 1, the THDi of the solar inverter current is improved by 0.54 % while the NP-V
fluctuations have been increased by 18 V compared to the case when λdc1 = 10. This happened due
to the fact that both objectives, which are the PV VSC injected current and the dc-link capacitor
voltages balancing, have equal importance to the controller.
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Fund (60 Hz) = 329 A, THDi = 3.65 %
Typical MPCC
λdc1 = 10

(a)
Fund (60 Hz) = 333 A, THDi = 3.11 %
Typical MPCC
λdc1 = 1

(b)
Fund (60 Hz) = 331 A, THDi = 3.18 %
Typical MPCC
λdc1 = 0.1

(c)
Fund (60 Hz) = 331 A, THDi = 2.98 %
Proposed MPCC
λdc1 = 0.1

(d)

Figure 3.11: PV inverter current spectra using (a) typical MPC with λdc1 = 10, (b) typical MPC
with λdc1 = 1, (c) typical MPC with λdc1 = 0.1 and (d) proposed MPC with λdc1 = 0.1.
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Figure 3.12: PV inverter dc-link capacitor voltages using (a) typical MPC with λdc1 = 10, (b)
typical MPC with λdc1 = 1, (c) typical MPC with λdc1 = 0.1 and (d) proposed MPC with λdc1 = 0.1.
Shown in Figure 3.11(b) is the current spectrum considering λdc1 = 1, while Figure 3.12(b)
represents the NP-V fluctuations. The THDi of the PV VSC output current has the value of 3.11
%, whereas the NP-V oscillations are at 24 V. Using a small λdc1, e.g., 0.1, has increased both the
THDi of the PV inverter current as well as the NP-V fluctuations as displayed in Figures 3.11(c)
and 3.12(c), respectively. While the THDi of the solar inverter current has been determined to be
3.18 %, the NP-V oscillations are at 32 V. Finally, with the proposed MPCC using VSVs being
used, even though the value of λdc1 = 0.1, both the THDi of the solar inverter output current, shown
in Figure 3.11(d), and the fluctuations of the dc-link voltages, shown in Figure 3.12(d), are
reduced. Compared to the case when traditional MPCC is used with λdc1 = 0.1, the quality of the
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solar inverter output current has been improved by 0.20 %. The dc-link voltage fluctuations have
also been reduced by 8 V.

Typical MPCC

Proposed MPCC

Average switching frequency

(a)
Typical MPCC

Proposed MPCC

Average switching frequency

(b)

Figure 3.13: Switching frequency of phase leg a (a) upper switch Sa1 and (b) upper switch Sa2.

•

Power Loss Analysis of the Various MPC Strategies
The power loss analysis is also performed for the proposed MPC methods using the model,

which is developed in this chapter and presented in Figure 3.9. This power loss model considers
the switching loss and the conduction loss for a discrete power semiconductor device. Then, the
single-phase and three-phase power losses have been calculated to evaluate the converter overall
efficiency. This analysis is based on CREE CAS325M12HM2 SiC power module. The
characteristics of this power module is retrieved from the data sheet supplied by CREE [157].
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Figure 3.13 shows the average switching frequencies of Sa1 and Sa2, which are the upper
switches of phase leg a from the 3-L NPC VSC topology, which is shown in Figure 2.1 of Chapter
2. As demonstrated in Figure 3.13, the average switching frequency of either of the power
switching devices, Sa1 and Sa2, is around 2 kHz when the traditional MPC method is applied. When
the control method has been switched from the conventional MPC strategy to the proposed one,
the average switching frequency of the same power semiconductor devices has increased to around
5 kHz. As a result, the switching losses of these switching devices will increase accordingly.
Therefore, it is essential to study the impact of the proposed MPC on the converter overall
efficiency. On the one hand, as shown in Figure 3.14, activating the VSVs at t = 0.30 s has
increased the switching loss of Sa1 and Sa2. While Figure 3.14(a) presents that the switching loss
of Sa1 has been raised from 7 W to approximately 17 W as a result of using the VSVs, the switching
loss of Sa2 has also been increased from 2 W to around 5 W as shown in Figure 3.14(b). This
increase in the switching losses is proportionally related to the increase in the average switching
frequency of these devices as explained before.
On the other hand, the conduction loss has not been affected by the observed increase in the
average switching frequency as Figure 3.15 demonstrates. Shown in Figures 3.15(a) and (b) are
the conduction loss of Sa1 and Sa2. It can be seen that the conduction loss of, Sa1 and Sa2, have
remained equal to 125 W and 175 W, respectively, even though the average switching frequency
of these devices has been increased from 2 kHz to around 5 kHz. Now, from Figures 3.14 and
3.15, it can be concluded that the conduction losses are by far dominated by the overall switch
loss. In spite of the notable increase in the average switching frequency, the conduction loss has
remained unchanged for both power switches.
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Switching losses
Typical MPCC
Proposed MPCC

(a)
Switching losses
Typical MPCC
Proposed MPCC

(b)

Figure 3.14: Switching loss of phase leg a (a) upper switch Sa1 and (b) upper switch Sa2.
Conduction losses
Typical MPCC
Proposed MPCC

(a)

Conduction losses

Typical MPCC

Proposed MPCC

(b)

Figure 3.15: Conduction loss of phase leg a (a) upper switch Sa1 and (b) upper switch Sa2.
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Following the developed switching and conduction loss model in this chapter, the single- and
three-phase switching and conduction losses are calculated using (3.6) and (3.7), respectively and
summarized in Table 3.4. It is worth noting that only the conduction and switching losses were
considered when the efficiency was calculated, and the power converter was assumed to operate
at 100 KW rated power. Thus, for grid-connected MG applications, where the switching frequency
is relatively not high, the increase of the switching frequency due to the use of VSVs should have
minor impact on the 3-L NPC VSC overall efficiency. As shown in Table 3.4, the 3-L NPC VSC
efficiency is only reduced by 0.045 % as a result of using the proposed MPCC strategy. Now, it
has been demonstrated that, using the proposed MPC approach significantly improves the
regulation of the NP-V oscillations, and high quality of the output waveforms can be achieved at
the cost of slightly increased switching losses for grid connected applications.
Table 3.4
3-L NPC VSC Power Loss and Efficiency Analysis

•

Control Method

Three-Phase
Switching Loss

Three-Phase
Conduction Loss

Three-Phase
Converter Loss

Converter
Efficiency

Conventional
MPVC

54 W

280 W

927 W

99.07 %

Proposed
MPVC

132 W

324 W

972 W

99.03 %

Dynamic Response Analysis of the Various MPC Strategies during Reference-Step Change
The dynamic response of the proposed MPCC is also assessed and compared with that of the

conventional MPCC to ensure adding the VSVs into the MPC control set does not affect the
controller performance. A step change is applied to the solar inverter reference current, which is
determined by the MPPT algorithm. Figures 3.16(a) and 3.16(b) show the solar inverter phase a
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*

current, i.e., ia , tracking performance of the conventional and proposed MPCC, respectively. The
proposed MPCC shows particularly close dynamic tracking performance compared to the typical
MPCC, which validates that the use of the additional six VSVs into the proposed MPCC design
does not impact the fast-dynamic response of MPC.

Typical MPCC
λdc = 0.1

(a)

Proposed MPCC
λdc = 0.1

(b)
Figure 3.16: Current reference-step change using (a) typical MPCC and (b) proposed MPCC.
•

Dynamic Response Analysis of the Proposed MPC Strategies During Load-Step Change
The transient response of the MPCC and MPVC using VSVs methods have also been evaluated

when the power generated by the solar inverter suddenly increased at t = 1.0 sec. Figure 3.17 shows
the power supplied by both the ESS and the solar inverters as well as the total power consumed by
the load of the PCC. Once the power generated by the grid-connected solar inverter rises from 60
kW to 180 kW, the grid-forming ESS inverter rapidly reduces its output power from 240 kW to
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120 kW. However, it happens such that the three-phase output voltage and frequency at the PCC
are not influenced. The three-phase voltage and frequency at the PCC, which are formed by the
grid-forming ESS inverter, were not influenced when the grid-connected solar inverter doubled its
generation as displayed in Figures 3.18(a) and (b).

300 kW

180 kW

120 kW

240 kW 60 kW
Proposed MPCs
λdc1 = 0.1 and λdc2 = 0.1

Figure 3.17: Active power generated by the ESS inverter, the solar inverter and the total power
consumed by the load at PCC.
Proposed MPVC

λdc2 = 0.1

(a)

Proposed MPVC λdc2 = 0.1

(b)

Figure 3.18: Waveforms at the PCC (a) three-phase output voltage and (b) frequency.
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3.6 C-HIL Implementation for the Various MPC Strategies
In this work, in addition to the simulation studies, C-HIL studies are performed to validate the
effectiveness and feasibility of the proposed MPC using VSVs. The proposed controller was
implemented in a dSPACE MicroLabBox 1202 system while the notional MG system was
modeled and implemented in Typhoon HIL 602+. As can be seen later in this section, the
experimental results of the C-HIL test setup agree with the simulation results, which further verify
the feasibility and effectiveness of the proposed MPC approaches.

Analog Outputs
Signals
Gate
Signals

dSPACE Control Desk
Feedback
Signals

PC

dSPACE

Oscilloscope

Interface Board

Typhoon HIL 602+

Figure 3.19: Controller hardware-in-the-loop test setup “photo by author”.
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3.6.1 C-HIL Test Setup
A picture of the overall C-HIL test setup is shown in Figure 3.19. This C-HIL test setup is
composed mainly of Typhoon HIL 602+ device and dSPACE MicroLabBox 1202. An interface
board has been designed to interface the two equipment together. Then, using the analog output
ports of the interface board, analog feedback signals are extracted, using BNC cables, from the
Typhoon HIL 602+ platform. These analog signals have been connected to the dSPACE
MicroLabBox 1202 through the analog input ports. The digital gate signals, which are generated
using the dSPACE MicroLabBox 1202 have been connected to the Typhoon HIL 602+ using the
digital input ports of the interface board. After that, by utilizing the analog output ports of the
dSPACE MicroLabBox 1202, the C-HIL results were collected by connecting the BNC cables
directly to the oscilloscope as demonstrated in Figure 3.19. The same investigated system
parameters, which were used in the simulation studies, are used in C-HIL.
3.6.2 C-HIL Studies
In this subsection, different case scenarios were considered with the aim verifying that the
proposed MPC techniques produces better results compared to the traditional MPC ones. The
steady-state analysis of the presented MPCC approach is first studied and then compared to that
of the typical MPCC method. The performance of the investigated traditional and proposed MPCC
methods during current reference transient events were then evaluated. Finally, the performance
of the MG, which includes the grid-forming ESS inverter and the grid-following solar inverter,
were evaluated during load variations.
•

Steady State Analysis of the Various MPC Strategies
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Figure 3.20 shows the waveforms of voltages across the dc-link capacitors and phase leg a
current of the solar inverter as well as the corresponding THDi when applying the traditional
MPCC method. As shown in Figure 3.20, using the conventional MPCC technique with λdc1 = 10
could achieve peak-to-peak voltage ripples across dc-link capacitors, ΔvC11,pp and ΔvC12,pp, at 52
V. The THDi of the solar inverter output current has also been calculated using the oscilloscope to
be 3.51 %. Considering the typical MPCC approach where λdc1 = 1, as shown in Figure 3.21, the
THDi was reduced to 2.38 %, yet ΔvC11,pp and ΔvC12,pp increased to 60 V. Unlike the previous case
scenario when λdc1 was equal to 10, having λdc1 = 1 means equal efforts between the controller
objectives are considered in this case. Therefore, the quality of the inverter current has been
improved at the cost of more NP-V fluctuations. The case scenario, presented in Figure 3.22, also
considers using the traditional MPCC method, but with λdc1, 100 times less than first case scenario.
As shown in Figure 3.22, using λdc1 = 0.1 has led to have more NP-V oscillations, which ultimately
increased the THDi of the solar inverter current. From Figure 3.22, it can be observed that the
THDi has the value of 2.98 % while ΔvC11,pp and ΔvC12,pp have become 72 V.
Finally, using λdc1 = 0.1 with the proposed MPC method allows ΔvC11,pp and ΔvC12,pp to reduce
from 72 V to 68 V. By using the proposed MPCC strategy, the THDi of the solar inverter current
declined from 2.98% to 2.22% when compared to the traditional MPCC technique with the same
weighting factor value. This improvement in the solar inverter output current quality and the NPV oscillations were achieved since more voltage space vectors have been used within the same 3L NPC VSC SV diagram. The use of these VSVs also increased the average switching frequency
which ultimately led to reduce the ripples of the solar inverter output current. The results of this
case are demonstrated in Figure 3.23.
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•

Dynamic Response Analysis of the Various MPC Strategies During a Reference-Step
Change
The dynamic response of the conventional and proposed MPCC techniques are presented in

*
Figures 3.24 and 3.25, respectively, when a change in the reference current, ia , occurs suddenly

from 450 A to 800 A. When a current reference-step change is applied, the actual current, ia, of
the classical MPC technique has tracked its reference in around 2.0 ms. Similarly, the proposed
MPCC method has shown considerably close dynamic response compared to the conventional
*
MPCC one as displayed in Figure 3.25. To further explain, ia had tracked ia in almost 2.0 ms when

the proposed MPCC is tested. This comparison validates that the proposed MPCC method still
retains the fast-dynamic response of MPC.
•

Dynamic Response Analysis of the Various MPC Strategies During a Load-Step Change
Similar to the simulation studies, the transient performance of the proposed MPCC and MPVC

methods, when solar generation suddenly increased, was evaluated using the C-HIL. Waveforms
of the active power during this transient condition are shown in Figure 3.26. The fast-transient
response of the proposed MPCC and MPVC strategies can be clearly seen as the ESS inverter
output power dropped immediately from 240 kW to 120 kW when there was a sudden increase in
solar inverter output power. Finally, considering the reference rms voltage to be 141.2 V, Figure
3.27 shows that the output voltage, vo, is 137 Vrms, which is within the maximum allowable limits,
i.e., ±5 % of the rated voltage. This further validates the proposed MPC techniques have excellent
current/voltage reference tracking, and they are robust against the solar power generation and the
load variations.
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Typical MPCC, λdc1 = 10
100 A

ia

THDi = 3.51 %

ΔvC11,pp = 52 V

240 V

ΔvC12,pp = 52 V

10 ms/div

Figure 3.20: Solar inverter current and dc-link voltages using the typical MPCC with λdc1 = 10.

Typical MPCC, λdc1 = 1
100 A

ia

THDi = 2.38 %

ΔvC11,pp = 60 V

240 V

ΔvC12,pp = 60 V

10 ms/div

Figure 3.21: Solar inverter current and dc-link voltages using the typical MPCC with λdc1 = 1.
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Typical MPCC, λdc1 = 0.1
100 A

ia

THDi = 2.98 %

ΔvC11,pp = 72 V

240 V

ΔvC12,pp = 72 V

10 ms/div

Figure 3.22: Solar inverter current and dc-link voltages using the typical MPCC with λdc1 = 0.1.

Proposed MPCC, λdc1 = 0.1
100 A

ia

THDi = 2.22 %

ΔvC11,pp = 68 V

240 V

ΔvC12,pp = 68 V

10 ms/div

Figure 3.23: Solar inverter current and dc-link voltages using the proposed MPCC with λdc1 =
0.1.
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Typical MPCC, λdc1 = 0.1

ia*

ia

200 A/div
4 ms/div

Figure 3.24: Current reference-step change using the typical MPCC.

Proposed MPCC, λdc1 = 0.1

ia*

ia

200 A/div
4 ms/div

Figure 3.25: Current reference-step change using the proposed MPCC.
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Proposed MPCs, λdc1 = 0.1 and λdc2 = 0.1
PPCC = 300 kW

PSI = 60 kW

PESS = 240 kW
PSI = 180 kW
50 kW/div

PESS = 120 kW

20 ms/div

Figure 3.26: Power generated by the ESS inverter, the solar inverter and the total power
consumed by the load.

Proposed MPVC, λdc2 = 0.1

THDv = 1.05 %

100 V/div

10 ms/div

Figure 3.27: Three-phase voltage and THDv analysis at the PCC.
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3.7 Concluding Remarks
Proposed in this chapter is an improved MPC method for three-phase 3-L NPC VSCs operating
in different modes. The various 3-L NPC VSCs are assumed to compose a notional MG. While
one 3-L NPC VSC is energized using solar panels and connected to the PCC through an LCL filter,
the other 3-L NPC VSC is powered using an ESS so that it can form the grid voltage and frequency
when the main electric grid is disconnected. The improved MPCC and MPVC methods along with
the gating signal generation method are explained in detail in this chapter. The switching and
conduction power loss model, which is utilized to evaluate the impact of the proposed control
strategies on the VSC efficiency was also added to this chapter. In order to evaluate the
effectiveness of the proposed MPC approaches, simulation studies using Matlab/Simulink are
carried out. It has been concluded from the simulation studies that MPC using the VSVs improves
the quality of the VSC output current and voltage waveforms. Moreover, the NP-V fluctuations
have been reduced when the VSVs are adopted in the controller design. Furthermore, the proposed
MPC technique has led to select a relatively small dc-link capacitor voltages balancing weighting
factor in the cost function while maintaining the improved NP-V. To verify the simulation results,
the enhanced MPC approaches have been tested using the C-HIL. While the MG is modeled in
Typhoon HIL 602+, the controller is applied using dSPACE MicroLabBox 1202. After describing
the various component of the test setup, which is adopted in this work, the various C-HIL results
have been demonstrated. It can be concluded that the C-HIL studies well match the simulation
results, which further validates the contributions of the proposed MPCC and MPVC methods.
Despite the fact that the proposed MPC strategies have been verified to have multiple
contributions over the typical ones as described before, it is worth mentioning that the proposed
MPC methods still exhibit the drawbacks of the traditional MPC strategies. To illustrate, the
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proposed MPC methods still suffer from the problem of having multiple objectives in the cost
function. Even though the time needed to tune the weighting factors can be minimized, efforts are
still mandatory to determine the optimal weighting factor value. Voltage and current sensors are
also still mandatory at the VSC dc side to regulate the NP-V, which increases the cost of the
hardware and reduce the system reliability. Furthermore, the digital controller execution time is a
trade-off when implementing the VSVs’ concept since the number of evaluations for the cost
function is increased from 27 to 33 times. Therefore, a novel MPC method, which overcomes these
challenges, is to be presented in the next chapter.
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CHAPTER 4
A VIRTUAL SPACE VECTORS BASED MPC FOR INHERENT DC LINK VOLTAGE
BALANCING OF 3-L T-TYPE CONVERTERS
4.1 Introduction
Adopting model predictive control (MPC) for three-phase three-level (3-L) T-type voltage
source converters (VSCs) raises some challenges in the control design. First, for the 3-L T-type
VSCs used in microgrid (MG) applications, a low controller sampling time is usually used since
the switching frequency for such applications is normally not high. Therefore, implementing the
MPC method in such systems generally leads to have a relatively low and variable average
switching frequency. This can negatively impact the quality of the 3-L T-type VSC output
waveforms [128] and complicate the controller design for the grid-following and grid-forming
VSCs. Second, to achieve balanced dc-link capacitor voltages, a quality function, which has a
dedicated term for the dc-link capacitor voltages balancing, is mandatory in the controller design
such that balanced dc-link capacitor voltages are achieved [122], [123]. This extra term
complicates the controller design as it has a weighting factor which requires careful tuning [158].
Therefore, a set of six virtual space vectors (VSVs) have been proposed previously in Chapter
3 to mitigate the aforementioned challenges and improve the controller performance. The addition
of these VSVs in the controller design could achieve reduced total harmonic distortion (THD) in
the 3-L VSC output voltage and current waveforms. This waveform quality improvement happens
due to the fact that increased number of voltage space vectors have been used within the same
control period, which increases the average switching frequency. In addition, more voltage space
vectors in the space vector (SV) diagram have been used which improves the tracking of the
reference signal. Other advantages of using the six VSVs is that the neutral-point voltage (NP-V)
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oscillations have been minimized, which allows using a relatively small weighting factor for the
balancing term of the dc-link capacitor voltages in the quality function [152].
However, although the use of the six VSVs, proposed in Chapter 4, has improved the control
performance, and somehow simplified the quality function design, time and tuning effort are still
required to select the optimal weighting factors. For a 3-L VSC topology, voltage and current
sensors at the dc side are also unavoidable to ensure well-regulated NP-V oscillations. This
drawback not only increases the hardware cost, but also reduces the system reliability as more
hardware is needed. Moreover, as a result of the additional six VSVs, the total of the voltage space
vectors to be evaluated by the controller is increased from 27 to 33 voltage space vectors, which
increases the controller execution time.
Thus, this chapter proposes a new model predictive control (MPC) approach for 3-L VSCs
[159]. The presented MPC method should have the following major contributions
•

Inherited dc-link capacitor voltages balancing;

•

Improved converter output waveform quality;

•

Reduced hardware cost, size, weight and wiring complexity;

•

Improved system reliability;

•

Simplified cost function design;

•

Reduced controller execution time.

In this chapter, the proposed MPC strategy has been demonstrated and validated on a threephase 3-L T-type VSC working in a grid-forming operating mode, where the filter capacitor
voltage is the control objective. In other words, the proposed MPC strategy is classified as model
predictive voltage control (MPVC). Similar to the controllers proposed in the previous chapter,
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the 3-L T-type VSC model, the dc-link capacitor models and the LC-filter model, which are
derived in Chapter 2, have been used in this chapter. Since the conventional and proposed MPVC
methods have been validated experimentally, it is essential to describe the one-step calculation
delay in this chapter. The design of the conventional MPVC scheme has also been shown in this
chapter. A detailed control description, which includes the proposed MPVC approach design, the
gating signals generation and a comparison between various MPCs, have been presented and
discussed. The VSC switching and conduction power losses have also been analyzed. Then,
simulation results for both control methods are demonstrated in this chapter. The experimental test
setup which is used for the work in this chapter has also been explained in detail. The experimental
studies for the typical and proposed MPVC technique have been shown and discussed. Finally,
some conclusions have been drawn regarding the work proposed in this chapter.
4.2 Typical and Proposed MPVC Strategies for Grid-forming VSCs
Figure 4.1 shows an uninterruptible power supply (UPS), which is designed to feed critical
loads connected to the PCC when the ac mains are disconnected. In this system, the 3-L T-type
VSC, with the LC filter, is operated in the grid-forming mode, where the main objective is to
control the LC-filter capacitor voltage, which is the load voltage. Typically, robust control
strategies, such as sliding mode control (SMC) [160], H∞ control [161], adaptive control [162],
multiple resonant control [163], disturbance rejection control [164], etc. have been used to
attenuate harmonic distortion and ensure system stability. MPVC is also a robust control method
which can be applied to control UPS systems [140], [165], [166]. Therefore, both conventional
and proposed MPVC methods are explained in detail. To apply the MPVC algorithm in digital
controllers, it is critical to consider the impact of the one sampling time delay, which is required
to execute the control algorithm. Thus, the compensation for this one-step delay is firstly described.
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Figure 4.1: Schematic diagram of the system to be studied.
4.2.1 Compensation for the One-Step Calculation Delay
When implementing the MPVC algorithm in digital controllers, the time delay due to the
execution of the algorithm should be considered. For instance, by using the information at the
sampling instant k, the values of the controlled variables, which are the dc-link capacitor voltages
vC1 and vC2, and the load voltage, vo, at the sampling instant k + 1 are predicted using (2.8), (2.9)
and (2.13), respectively. However, these predicted variables, used in the predictive equations, have
to be further shifted one-step forward at sampling instant k + 2 prior feeding them into the cost
function, such that the one-step calculation delay is compensated. Since the controller sampling
time, i.e., Ts, is considerably smaller than the fundamental period of the reference voltage, the
reference voltage can be assumed as a constant over two consecutive sampling cycles. As a result,
the reference voltage does not need to be extrapolated [123]. The discrete-time models of vC1, vC2,
and vo, expressed in (2.6), (2.7) and (2.11), are updated as follows

vC1 (k + 2) = vC1 (k + 1) +

vC 2 (k + 2) = vC 2 (k + 1) +
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Ts
iC1 (k + 1)
C1

(4.1)

Ts
iC 2 (k + 1)
C2

(4.2)

x(k + 2) = Ax(k + 1) + B1vc (k + 1) + B2iload (k + 1)

(4.3)

4.2.2 Conventional MPVC Algorithm
The control algorithm of the typical MPVC method is presented in Figure 4.2 while the control
block diagram for the implementation of the conventional MPVC strategy is shown in Figure 4.3.
To realize MPVC for a 3-L T-type VSC, measurements on both the dc and ac sides are required.
On the one hand, the dc-source input current, Idc, and the dc-link capacitor voltages, vC1 and/or vC2,
are measured at sampling instant k to predict vC1 and/or vC2 at sampling instant k + 2, using (4.1)
and (4.2), for the dc-link capacitor voltages control purpose. On the other hand, the VSC-side
current, ic, the LC-filter capacitor voltage, vo, and the load-side current, iload, are sampled at
sampling instant k to control the load voltage [140]. Now, vo can also be predicted two-step ahead
at sampling instant k + 2 by using (4.3). Then, using the 3-L T-type VSC model, which is described
in detail in Chapter 2 and summarized in Figure 2.5, Table 2.1, Table 2.2, and equations
(4.1)~(4.3), all the 27 switching states are evaluated in a pre-designed cost function, i.e., g
expressed in (4.4), to select the optimal switching states to be applied in the next control iteration
[167].

g = (v* − vop, )2 + (v* − vop, )2 + dc (vCp1 − vCp2 )

(4.4)

where

v* and v*

real and imaginary parts of the load reference voltage;

vop, and vop, 

real and imaginary parts of the load predicted voltage;

vCp1

λdc

and

vCp 2

predicted dc-link capacitor voltages;
weighting factor for the dc-link voltages balancing term.
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Figure 4.2: Control algorithm of the typical MPVC method.
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Figure 4.3: Control block diagram of the typical MPVC method for the 3-L T-type VSC.
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4.2.3 Proposed MPVC Algorithm
Since Sa, Sb and Sc are the switching states for phase leg a, b, and c, respectively, the switching
state of the overall inverter is denoted as (Sa Sb Sc). As shown in Table 2.1 of Chapter 2, in each
phase, Sx1 and Sx3 are always complementary to each other, while Sx2 and Sx4 are also
complementary to each other. Therefore, the switching state of phase leg a, e.g., Sa, can be
represented by switching states of a pair of switch positions, e.g., (Sa1 Sa2). In this work, an
extended switching state, i.e., S*, is defined as (Sa1 Sa2 Sb1 Sb2 Sc1 Sc2), which will be critical to
illustrate the concept and implementation of the VSVs later in this chapter.
Considering all the 27 possible switching states of a 3-L T-type VSC, a total of 19 nonredundant voltage space vectors can be produced. The corresponding SV diagram [127] is shown
in Figure 2.3 of Chapter 2. Those 19 non-redundant voltage space vectors are classified into four
different categories, which are the zero voltage vectors V0, the small voltage vectors VSi, the
medium voltage vectors VMi and the large voltage vectors VLi, where i = 1, …, 6.
As shown in Figure 2.3, the zero voltage vector can be produced by applying three different
switching states while each of the small voltage vectors is generated by two variant switching
states. Every medium and large voltage vector has only one switching state. When different
switching states are used, they can lead to different neutral-point current (NP-C) values. The NPC associated with each switching state is presented in brackets next to the switching state, as shown
in Figure 2.3.
In a 3-L T-type VSC, the instantaneous NP-C, io, is critical to the dc-link capacitor voltages
balancing. Generally, the NP-V may oscillate or even drift if the average value of io is not zero
over a sampling period, Ts, since it leads to unbalanced charging and discharging of the top and
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bottom dc-link capacitors. Therefore, the NP-V oscillations can be inherently avoided if the
average io over a sampling period Ts, i.e., Io, is equal to zero [118]. Using this principle, the concept
of the VSVs was proposed in [155] for space vector pulse width modulation (SV-PWM). The
VSVs are a set of space vectors synthesized by using a linear combination of multiple original
voltage space vectors, where the resulting Io is zero. In [152], a set of six VSVs were included in
the MPC design. This set of the VSVs not only improved the quality of the converter output
voltage/current waveforms, but also mitigated the NP-V oscillations, yet a dedicated term in the
cost function was still required to maintain balanced dc-link capacitor voltages.
4.2.3.1 VSVs and Extended Switching States Synthetization
Since the MPC method in general is a look-up table based control technique, it is possible to
reform the look-up table, which is used in the traditional MPC method, so that it includes only
voltage vectors with zero Io. Therefore, in the work proposed in this chapter, all the voltage vectors,
included in the finite control set (FCS), produce zero Io so that the dc-link capacitor voltages are
inherently balanced. To be more specific, all original voltage vectors, which lead to non-zero Io,
are replaced by equivalent VSVs which have the same magnitude and angle but generate zero Io.
This modification in the look-up table eliminates the need of using any dc-link capacitor voltages
balancing term in the cost function.
In Figure 2.3, which was presented in Chapter 2, as specified in the brackets, the original
voltage space vectors which contribute non-zero Io are the small voltage vectors VSi and the
medium voltage vectors VMi whereas the zero voltage vectors V0 and the large voltage vectors VLi
generate zero Io. By extending the methodology proposed in [152], the VSi as well as the VMi can
be synthesized in a way where Io is zero. Hence, the new SV diagram, displayed in Figure 4.4, is
proposed in this dissertation.
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Figure 4.4: SV diagram of a three-phase 3-L T-type VSC with the extended VSVs.
Taking Sector I of the new SV diagram, as an example, the generation of the VSVs and their
impact to the dc-link capacitor voltages balancing are analyzed as follows
1) V0 can be generated by using any of the switching states (‒, ‒, ‒), (0, 0, 0) or (+, +, +). The
corresponding Io is always zero, which does not affect the NP-V.
2) The new small voltage vector,

VS1V ,

which is a VSV, can be synthesized as follows

VS1V =

VS1[ia ] + VS2 [−ia ]
2

(4.5)

where VS1[ia] is the original small voltage vector with the switching state of (+, 0, 0), which
contributes +ia to io when being applied; VS1[‒ia] is also the original small voltage vector with
the switch state of (0, ‒, ‒), which contributes –ia to io when being applied. As shown in (4.6),
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if each voltage vector is applied for 0.5·Ts, Io shall be zero and the NP-V will not be affected
by

VS1V .

The extended switching state for the

VS1V

is determined as

S * (VS1[ia ]) S * (VS1[ −ia ])
+
2
2
 1+ 0 1+1 0 + 0 1+ 0
=
2
2
2
 2
1
1
1
=
1 0
0

2
2
2

S * (VS1V ) =

3) The new medium VSV,

V ,
VM1

0+0
2

1+ 0 

2 

(4.6)

is synthesized by the nearest two large voltage vectors, i.e.,

VL1[0] and VL2[0]. To be specific, each of the VL1 with the switching state of (+, ‒, ‒) and the
VL2 with the switching state of (+, +, ‒) are applied for 0.5·Ts. This equitable combination
results in a VSV, which is equivalent to the original VM1 but with zero Io. The

V
VM1

and its

associated extended switching state are determined using (4.7) and (4.8), respectively.
V
VM1
=

VL1[0] + VL 2 [0]
2

S * (VL1[0]) S * ( VL 2 [0])
+
2
2
 1+1 1+1 0 +1 0 +1
=
2
2
2
 2
1 1


= 1 1
0 0
2 2



(4.7)

V
S * (VM1
)=

0+0
2

0+0

2 

(4.8)

4) The original large voltage vectors, VL1[0] and VL2[0], do not affect the NP-V since they
produce zero Io.
5) Finally, the additional six VSVs, VV1 to VV6, are included in FCS to improve the reference
tracking and enhance the quality of the VSC output waveforms [152]. The VSV, VV1, along
with its extended switching state are produced as follows
VV1 =

(VS1[ia ] + VS2 [ic ] + VM1[ib ])
3
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(4.9)

S * (VS1[ia ]) S * (VS2 [ic ]) S * (VM1[ib ])
+
+
3
3
3
 0 +1+1 1+1+1 0 + 0 +1 0 +1+1
=
3
3
3
 3
1 2
1
2
=
1
0

3 3
3
3

S * (VV1 ) =

0+0+0
3

0 + 0 +1 

3


Figure 4.4 shows the proposed SV diagram, including all the new small VSVs,
medium VSVs,
states for

VSiV

V ,
VMi

and

(4.10)

VSiV ,

the new

and the additional six VSVs, VVi. The generation of the extended switching

V
VMi

are explained in Table 4.1 whereas Table 4.2 has the extended switching

states for the additional six VSVs, VVi.
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Figure 4.5: Control block diagram of the proposed MPVC method for the 3-L T-type VSC.
The control block diagram of the proposed MPVC technique using the VSVs concept, which
has been implemented on the three-phase 3-L T-type VSC with an output LC filter, is shown in
Figure 4.5. It is worth noting that the proposed controller requires measurements only from the
load side, since the dc-link capacitor voltages balancing will be achieved inherently. Compared to
the conventional MPVC method, the total number of voltage vectors to be evaluated by the
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proposed MPVC strategy over one sampling period has remained unchanged, which is 27 voltage
vectors. Finally, due to the inherently balanced dc-link capacitor voltages, the cost function, g, can
be updated as in (4.11) to include only the load voltage.

g = (v* − vop, )2 + (v* − vop, )2

(4.11)

4.2.3.2 Gate Signal Implementation
In the work proposed in this chapter, a PWM modulator, shown in Figure 4.5, has been used as
an auxiliary tool to implement the extended switching states which have been already calculated
and summarized in Table 4.1 and Table 4.2, and eventually generate the VSVs. Using the
modulator, the extended switching state of the optimal VSV is compared to a carrier waveform
which has a fixed period that is equal to the controller sampling time, Ts. An illustration of
generating the gate signals of the new small and medium VSVs,

VS1V

and

V ,
VM1

is presented in

Figures 4.6(a) and (b), respectively. The gate signals generation of the VV1 is demonstrated in
Figure 4.7.
It is important to mention that the MPVC algorithm, which is presented in Figure 4.2, has to
be updated due to the fact that the proposed MPVC algorithm requires measurements from only
the load side. Therefore, the new MPVC algorithm is depicted in Figure 4.8.
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Table 4.1
Summary for the New Small and Medium VSVs and Their Extended Switching States
Extended Switching States
VSV

Vx

S (Vx)

Vy

S (Vy)
Sa1

Sa2

Sb1

Sb2

Sc1

Sc2

VS1V

VS1[‒ia]

(+, 0, 0)

VS1[ia]

(0, ‒, ‒)

1/2

1

0

1/2

0

1/2

V
VS2

VS2[‒ic]

(0, 0, ‒)

VS1[ic]

(+, +, 0)

1/2

1

1/2

1

0

1/2

VS3V

VS3[‒ib]

(0, +, 0)

VS3[ib]

(‒, 0, ‒)

0

1/2

1/2

1

0

1/2

V
VS4

VS4[‒ia]

(‒, 0, 0)

VS4[ia]

(0, +, +)

0

1/2

1/2

1

1/2

1

VS5V

VS5[‒ic]

(0, 0, +)

VS5[ic]

(‒, ‒, 0)

0

1/2

0

1/2 1/2

1

VS6V

VS6[‒ib]

(0, ‒, 0)

VS6[ib]

(+, 0, +)

1/2

1

0

1/2 1/2

1

V
VM1

VL1[0]

(+, ‒, ‒)

VL2[0]
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Table 4.2
Summary for the Additional Six VSVs and Their Extended Switching States
Extended Switching States
VSV

Vx

S(Vx)

Vy

S(Vy)

Vz

S(Vz)
Sa1

Sa2 Sb1

Sb2

Sc1

Sc2

0

1/3

0

1/3

VV1

VS1[ia]

(0,‒,‒)

VS2[ic]

(+,+,0)

VM1[ib]

(+,0,‒)

2/3

VV2

VS2[ic]

(+,+,0)

VS3[ib]

(‒,0,‒)

VM2[ia]

(0,+,‒)

1/3 2/3 2/3

VV3

VS3[ib]

(‒,0,‒)

VS4[ia]

(0,+,+)

VM3[ic]

(‒,+,0)

0

1/3 2/3

VV4

VS4[ia]

(0,+,+)

VS5[ic]

(‒,‒,0)

VM4[ib]

(‒,0,+)

0

1/3 1/3 2/3 2/3

VV5

VS5[ic]

(‒,‒,0)

VS6[ib]

(+,0,+)

VM5[ia]

(0,‒,+)

1/3 2/3

0

1/3 2/3

VV6

VS6[ib]

(+,0,+)

VS1[ia]

(0,‒,‒)

VM6[ic]

(+,‒,0)

2/3

0

1/3 1/3 2/3
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1

1

1/3 2/3
1
1

1/3 2/3
1
1

Start
Sampling ic(k), iload(k) and vo(k)
gopt = inf
For i = 1:27
Voltage predictive model (eq. 4.3)
Cost function g (eq. 4.11)
g < gopt ?

No

Yes
gopt = g and iopt = i
No

i = 27 ?

Yes
Apply optimal switching state
Return

Figure 4.8: Control algorithm of the proposed MPVC.
4.2.3.3 SV Diagrams Comparisons of Different MPCs
As a comparison, Figure 4.9 describes the differences among the SV diagrams of the
conventional MPC, enhanced MPC [152] and proposed MPC. A summary is also provided in
Table 4.3 to show the voltage vectors that are used in the three different MPC methods and their
effect on the NP-C, Io. When comparing the enhanced MPC strategy [152] with the typical MPC
one, a total of six additional VSVs, with zero NP-C, have been added to the FCS. However, the
enhanced MPC still has 12 different voltage vectors which affect the NP-V. On the contrary, the
proposed MPC strategy does not have any voltage vector which contributes non-zero Io. This leads
to have inherited balanced dc-link capacitor voltages.
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Typical MPC

Original voltage vector with
Io = 0

Enhanced MPC

Proposed MPC

Original voltage vector with
Io 0

Virtual space vector with
Io = 0

Figure 4.9: An illustration of the impact of different voltage space vectors on the VSC NP-C.
Table 4.3
Impact of Different Voltage Space Vectors on the NP-C of the 3-L T-type VSC
Impact of Voltage Vectors
on NP-C
Non-zero NP-C (Io ≠ 0)

Zero NP-C (Io = 0)

Typical MPC

Enhanced MPC [152]

VS1 ~ VS6

VS1 ~ VS6

VM1 ~ VM6

VM1 ~ VM6

V0
VL1 ~ VL6

V0
VL1 ~ VL6
VV1 ~ VV6

Proposed MPC

None
V0
V ~ VS6V
V
V ~
VM
VM1
6
VL1 ~ VL6
VV1 ~ VV6
V
S1

To summarize, compared to the typical MPVC method, the adoption of the proposed MPVC
using the VSVs has resulted in multiple advantages. First, as expressed in (4.11), the cost function,
used with the proposed MPVC method, has only one objective when compared with that of the
traditional MPVC technique, which is a dual-objective cost function as expressed in (4.4). Having
a sole-objective quality function simplifies the controller design because no weighting factors are
required to be tuned. Since the proposed MPVC algorithm does not have any term related to the
dc-link capacitors or their measured voltages, more reliable and robust control for the NP-V can
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also be achieved. This is due to the fact that the proposed MPVC approach is independent of the
dc-link capacitors’ values. Therefore, having inconsistent values of dc-link capacitors due to aging
does not deteriorate the controller performance. The number of voltage and current sensors,
required by the proposed MPVC strategy, has also been reduced due to the inherent dc-link
capacitor voltages balancing, which ultimately reduces the system overall cost. Additionally,
having a simplified control algorithm in the proposed MPVC method has resulted in less
computational burden for the digital controller. Using dSPACE MicroLabBox, the controller
execution time, TMPC, of the traditional and proposed MPVC methods are 14.8 μs and 11.2 μs,
respectively. This can reduce the algorithm computational time of the proposed MPVC strategy,
which allows the algorithm to be implemented in a less powerful digital controller. Moreover, the
SV diagram of the proposed MPVC technique, depicted in Figure 4.4, has six more voltage vectors,
referred to as additional six VSVs, compared to that of the traditional MPVC strategy, which is
depicted in Figure 2.3 of Chapter 2. Having more voltage vectors in the SV diagram should
improve the reference tracking as well as the VSC output waveform quality.
4.3 Power Loss Analysis
Similar to the enhanced MPC method presented in the previous chapter, the proposed MPVC
strategy increases the equivalent switching frequency of the 3-L T-type VSC because more voltage
space vectors are applied within the same control period, Ts. Therefore, it is critical to evaluate the
power losses and ensure the 3-L T-type VSC efficiency is not severely affected when considering
such approach. Therefore, in this work, the same power semiconductor device switching and
conduction loss model which is explained in Section 3.4 of Chapter 3 has been used to evaluate
the efficiency of the three-phase 3-L T-type VSC when the typical and proposed MPC methods
are utilized [156]. The power loss analysis is performed for the switch positions Sa1 and Sa2 which
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are demonstrated in Figure 4.1. Similar to the switching and conduction loss model, described in
the previous chapter to calculate the losses for the 3-L NPC VSC, the other two power switches of
phase leg a, i.e., Sa3 and Sa4, are complementary, which means they should have similar results to
the main power switches. Therefore, only the switching loss of Sa1 and Sa2 is simulated and
presented in this chapter. Similarly, the conduction loss of the two primary power switches is
demonstrated in this chapter since the other power switching devices, i.e., Sa3 and Sa4, are
complementary.
The 3-L T-type VSC single-phase power loss is calculated using the loss model presented in
(3.6) of the previous chapter. The three-phase VSC power loss is also calculated by using the loss
model which is expressed in (3.7).
4.4 Simulation Studies
The effectiveness and feasibility of the proposed MPVC method have been validated using
simulation studies in the Matlab/Simulink. Presented in Table 4.4 are the investigated system
simulation parameters. The main targets of the simulation studies are 1) demonstrating the issue
of having unbalanced dc-link capacitor voltages; 2) showing the proposed MPVC using the VSVs
has a steady-state performance which is better than that of the traditional MPVC method; 3)
presenting the proposed MPVC approach has a similar dynamic response to that of the traditional
MPVC one; 4) performing the parameter-sensitivity test to show both control strategies are robust
against parameter uncertainties and 5) performing power loss analysis to ensure the efficiency of
the 3-L T-type VSC is not sacrificed as a result of using the VSVs.
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Table 4.4
Investigated System Simulation Parameters

•

Parameter

Description

Value

Vdc

ESS voltage

300 V

C1 and C2

DC-link capacitance

1700 μF

Lf

Filter inductance

0.15 mH

Cf

Filter capacitance

250 μF

RL

Load resistance

0.43 Ω

vo

Load voltage (rms)

120 V

f

Nominal frequency

60 Hz

Ts

Controller sampling time

50 μs

The Impact of Weighting Factor Selection
As presented in Figure 4.10, having a well-regulated NP-V requires adding a term with a

weighting factor, i.e., λdc, in the cost function, g expressed in (4.4), specifically for the dc-link
capacitor voltages balancing. In this test, first, the simulated system has been run when λdc is zero
to show the impact of having unbalanced dc-link capacitor voltages on the system. Then, the value
of λdc has been selected carefully to be 0.05 so that compromised results between the regulation of
the NP-V fluctuations and other objective(s) which is the load voltage in this chapter can be
achieved. As shown in Figure 4.10, selecting a value of zero for λdc has resulted in having
unbalanced dc-link capacitor voltages. As soon as the value of λdc has become 0.05, the dc-link
capacitor voltages have been perfectly balanced.
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The quality of the T-type VSC line-to-line (L-to-L) voltage, i.e., vc,ab, has been negatively
affected by the voltage divergence of the dc-link upper and lower capacitors as demonstrated in
Figure 4.11. However, as soon as the dc-link capacitor voltages are perfectly balanced, i.e., vC1 =
vC2, vc,ab has shown a three-level waveform shape, which validates having unbalanced dc-link
capacitor voltages could deteriorate the VSC output waveforms quality.
Additionally, if the dc-link capacitor voltages, i.e., vC1 and vC2, are unbalanced, the quality of
the three-phase L-to-L load voltage, i.e., vo,abc presented in Figure 4.12, is deteriorated. To explain,
when λdc is zero, the THDv has been calculated to be 2.06 % as expressed in Figure 4.12. However,
0.70 % reduction in the THDv of the load voltage has been observed once λdc has been selected to
be 0.05.

Typical MPVC

λdc = 0

λdc = 0.05

Figure 4.10: Dc-link capacitor voltages during a weighting factor step change.
Typical MPVC

λdc = 0

λdc = 0.05

Figure 4.11: VSC voltage during a weighting factor step change.
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Typical MPVC

THDv = 2.06 %
λdc = 0

THDv = 1.36 %
λdc = 0.05

Figure 4.12: Load voltage during a weighting factor step change.

•

Steady-State Analysis
Figures 4.13 to 4.16 show various simulation results using the typical and proposed MPVC

methods during the T-type VSC steady-state operation. As demonstrated in Figure 4.13, applying
the typical MPVC strategy on the system results in having peak-to-peak voltage ripples, i.e., ΔvC,pp,
across each dc-link capacitor, e.g., 15 V. However, when the proposed MPVC technique has been
implemented, ΔvC,pp has been determined to be only 5 V. This means that ΔvC,pp of the classical
MPVC is three times higher than that of the proposed MPVC using VSVs.
Another typical steady-state results to be evaluated is the L-to-L peak voltage which is
generated by the VSC, i.e., vc,ab presented in Figure 4.14. Using the proposed MPVC strategy can
cause significant increase in the switching frequency which can be observed in vc,ab. The load
three-phase L-to-L voltage, i.e., vo,abc, and the THDv analysis are demonstrated in Figures 4.15 and
4.16, respectively. As shown in Figure 4.15, while the peak value of vo,abc using the traditional
MPVC method has been determined to be 287.1 V, the proposed MPVC technique has improved
voltage reference tracking relative to the traditional one. To explain, using the VSVs concept has
resulted in having the peak value of vo,abc to be 290.6 V. This means the steady-state error of vo,abc,
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i.e., εv, has been decreased from 2.31 % to 1.12 % using the typical and proposed MPVC strategies,
respectively. In addition, the quality of vo,abc has been enhanced when the MPVC using VSVs is
used. Figure 4.16 shows the voltage spectra of vo,abc when both control methods are applied. It can
be seen that using the proposed MPVC algorithm has reduced the THDv of vo,abc to 0.90 % when
compared to that of the traditional MPVC one which has the value of 1.36 %.

v

= 15 V

v

= 15 V

C1, pp

18 V

Typical MPVC

C 2, pp

(a)
v

=3V

v

=3V

C1, pp

5V

Proposed MPVC

C 2, pp

(b)

Figure 4.13: Dc-link voltages during steady-state conditions using (a) typical MPVC (b)
proposed MPVC.
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Typical MPVC

(a)
Proposed MPVC

(b)

Figure 4.14: Converter voltage during steady-state conditions using (a) typical MPVC (b)
proposed MPVC.

vo = 287.1 V

Typical MPVC

(a)

vo = 290.6 V Proposed MPVC

(b)

Figure 4.15: Load voltage during steady-state conditions using (a) typical MPVC (b) proposed
MPVC.
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Typical MPVC
Fund (60 Hz) = 287.1 V
THDv = 1.36 %

(a)

Proposed MPVC
Fund (60 Hz) = 290.6 V
THDv = 0.90 %

(b)

Figure 4.16: Load voltage spectra during-steady state conditions using (a) typical MPVC (b)
proposed MPVC.
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Dynamic Response Analysis During a Load-Step Change
The performance of the conventional and proposed MPVC methods during a load transient

have been evaluated when a load-step change, from no load to full load, is applied at t = 0.304 s.
The results are presented in Figures 4.17 to 4.20. The dc-link capacitor peak-to-peak voltage
ripples, ΔvC,pp, the load voltage, vo,abc, the load current, iload,abc, and the power consumed by the
load, Pload have been compared when either of the control strategies are implemented.
As presented in Figure 4.17, connecting the load at t = 0.304 s does not have significant
influence on ΔvC,pp when either control techniques are applied. By using the presented MPVC
technique, ΔvC,pp across the upper and lower dc-link capacitors have not been changed when the
load-step change has been applied. In fact, considerably less ΔvC,pp has been observed when testing
the proposed MPVC method during no load and full load conditions. This further confirms the
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capability of the proposed MPVC approach in maintaining not only balanced dc-link capacitor
voltages but substantially minimized NP-V fluctuations regardless the load conditions.
Furthermore, although a major load has been connected at t = 0.304 s, vo,abc has not been affected
when either of the control methods are tested as shown in Figure 4.18 which shows the robustness
of MPVC against parameter uncertainties in general. Moreover, similar dynamic response for
iload,abc has been observed when the conventional and proposed MPVC techniques are implemented
as depicted in Figure 4.19. The three-phase peak load current, iload,abc, has increased from zero to
nearly 400 A within a few microseconds. This sudden load current increase demonstrates the fastdynamic response of MPVC. Finally, the power generated by the T-type VSC, Pload, when using
the proposed MPVC approach has shown slightly less ripple compared to that when using the
traditional MPVC technique as depicted in Figure 4.20.
Typical MPVC

Full Load

No Load

(a)
Proposed MPVC

Full Load

No Load

(b)

Figure 4.17: Dc-link voltages during a load-step change using (a) typical MPVC (b) proposed
MPVC.
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No Load

Full Load

Typical MPVC

(a)
No Load

Full Load

Proposed MPVC

(b)

Figure 4.18: Load voltage during a load-step change using (a) typical MPVC (b) proposed
MPVC.

Typical MPVC

No Load

Full Load

(a)
Proposed MPVC

No Load

Full Load

(b)

Figure 4.19: Load currents during a load-step change using (a) typical MPVC (b) proposed
MPVC.
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No Load

Full Load

Typical MPVC

(a)
No Load

Full Load

Proposed MPVC

(b)

Figure 4.20: Injected power during a load-step change using (a) typical MPVC (b) proposed
MPVC.
•

Dynamic-Response Analysis During a Reference-Step Change
The dynamic response of the conventional MPVC method as well as the proposed MPVC one

has been obtained and compared in Figures 4.21(a) and 4.21(b), respectively, when a referencestep change is applied. Both control methods have presented identical dynamic response when the
*

L-to-N voltage reference, van , has been changed from 100 V to nearly 170 V at t = 0.304 s. Figure
*

4.21(a) shows that the actual L-to-N voltage, van, has tracked van in 1 μs when the classical MPVC
method is used. Similarly, using the proposed MPVC method has resulted in exactly the same
voltage reference tracking time as van perfectly tracked its reference at t = 0.305 s. This observation
validates that the proposed MPVC method can attain the fast-dynamic response of the traditional
MPVC one.
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Typical MPVC

(a)

Proposed MPVC

(b)

Figure 4.21: Voltage tracking during a reference-step change using (a) typical MPVC (b)
proposed MPVC.
•

Parameter-Sensitivity Analysis
The simulation results, shown in Figures 4.22 and 4.23, are provided to further demonstrate

the stability of the MPVC approach in general. The parameter-sensitivity test has been applied
when ± 20 % and ± 40 % error, i.e., ΔL, is introduced to the inductor actual value, i.e., Lf. The blue
stars in each of the figures below show all possible 27 voltage vectors to be evaluated by the
controller in the predictive equation with exact LC-filter inductance value, Lf. The green stars
represent all the possible 27 voltage vectors to be evaluated by the controller when ± 20 % and ±
40 % error has been introduced to the inductor value. The black stars which represent the error
between using MPVC with exact inductance value and using MPVC with ± 20 % and ± 40 % error
in the inductance value, are determined by subtracting the green stars from the blue ones. From
both figures, it can be seen that having a ± 20 % error in the inductor value has resulted in less
than 2.0 % voltage tracking error. Additionally, increasing the error in the inductor value to ± 40
116

% increases the voltage tracking error to around 5.0 %. These tests can demonstrate the robustness
of the MPVC strategy against parameter uncertainty. Finally, Table 4.5 summarizes the results of
the voltage reference tracking error when ΔL is 0 %, ± 20 % and ± 40 %.
Table 4.5
Load Voltage Reference Tracking Error Considering Different LC-Filter Inductor Values
ΔL
Control Method

MPVC Method

−40 %

−20 %

0%

+20 %

+40 %

5.29 %

1.76 %

0.0 %

1.18 %

2.35 %

(a)

(b)

Figure 4.22: Load voltage tracking considering ΔL = ± 20 % using (a) typical MPVC (b)
proposed MPVC.
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(a)

(b)

Figure 4.23: Load voltage tracking considering ΔL = ± 40 % using (a) typical MPVC (b)
proposed MPVC.
•

Switching and Conduction Loss Analysis
Based on data provided in the data sheet of CREE CAS325M12HM2 SiC power module [157],

the switching and conduction power losses for the 3-L T-type VSC are simulated, analyzed and
presented in this chapter. The converter overall efficiency has been calculated for both control
techniques.
Since the proposed MPVC method increases the equivalent switching frequency of the T-type
VSC, it is critical to evaluate the power losses and ensure the T-type VSC efficiency is not severely
affected. In this work, by using the aforementioned data sheet of CREE CAS325M12HM2 SiC
power module, the average switching frequency, i.e., fsw, switching power loss, Psw, conduction
power loss, Pcond, and the T-type VSC three-phase switching and conduction power losses, Ploss,
are simulated and presented in Figures 4.24 to 4.27. The power loss analysis model, presented in
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[156] and was described in Chapter 3, is performed for the switch power positions Sa1 and Sa2.
Since the other two power switches of phase leg a are complementary, they should have similar
results to the main power switches. As shown in Figure 4.24, the fsw of both power switch positions
have increased around three times when using the proposed MPVC approach compared to that of
the typical MPVC technique. As a result, the Psw has also tripled as shown in Figure 4.25. On the
other hand, as presented in Figure 4.26, the Pcond of both switch positions, which are by far
dominating, are particularly close to each other when both control methods are tested. Finally,
shown in Figure 4.27 is the Ploss of the typical and proposed MPVC methods. As shown in Figure
4.27, although the fsw has noticeably increased due to the use of the VSVs, the total power loss of
the T-type VSC has increased only 35 W. Considering the converter power is rated at 100 kW,
using the VSVs reduces the efficiency by only 0.035 % compared to the typical MPVC approach.
Table 4.6 summarizes the three-phase switching power loss, three-phase conduction power loss
and the three-phase T-type VSC loss. The VSC overall efficiency using both control strategies are
calculated and depicted in Table 4.6.
Table 4.6
3-L T-type VSC Power Loss and Efficiency Analysis
Control Method

Single-Phase
Switching Loss

Single-Phase
Conduction Loss

Three-Phase
Converter Loss

Converter
Efficiency

Conventional MPVC

4W

280 W

870 W

99.13 %

Proposed MPVC

11.5 W

288 W

905 W

99.10 %
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Typical MPVC

1500 Hz

1750 Hz

(a)
Proposed MPVC

5300 Hz

5800 Hz

(b)

Figure 4.24: Switching frequencies of Sa1 and Sa2 using (b) typical MPVC (b) proposed MPVC.
Typical MPVC
0.5 W

1.5 W

(a)
Proposed MPVC
2.0 W

3.75 W

(b)

Figure 4.25: Switching loss of Sa1 and Sa2 using (a) typical MPVC (b) proposed MPVC.
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Typical MPVC

125 W

15 W

(a)
Proposed MPVC

136 W

8W

(b)

Figure 4.26: Conduction loss of Sa1 and Sa2 using (a) typical MPVC (b) proposed MPVC.
Typical MPVC
870 W

(a)
Proposed MPVC
905 W

(b)

Figure 4.27: Three-phase switching and conduction losses using (a) typical MPVC (b) proposed
MPVC.
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4.5 Practical Implementation for Various MPVC Methods
As mentioned previously in the introduction of this chapter, the proposed MPVC method has
been validated experimentally. Therefore, this section is used to explain the practical aspects of
the performed tests in detail. After describing the experimental test setup which is used in this
work, comprehensive experimental results are presented to verify the simulation studies.
4.5.1 Experimental Test Setup
In the work presented in this chapter, an experimental test setup was designed and built to
validate and compare the performance of the proposed MPVC method with that of the typical one.
The full picture of the experimental test setup is demonstrated in Figure 4.28. As shown in Figure
4.28, the main components of this test setup are listed as follows
•

DC power supply;

•

Two dc-link capacitors;

•

Three-phase 3-L T-type converter;

•

Three-phase LC filter;

•

Three-phase resistive load;

•

dSPACE MicroLabBox 1202.

In addition to the previous components, two sensor boards have been designed such that
different feedback signals are obtained from the hardware setup and used in the controller. Three
gate driver boards have also been structured in the lab to run the 12 power switching devices of
the 3-L T-Type converter. The 3-L T-type VSC was also designed in the lab using discrete SiC
MOSFETs from CREE (C2M0160120D) [157]. Finally, the control algorithms were implemented
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using dSPACE MircroLabBox 1202. The parameters of the aforementioned components are listed
in Table 4.7.
Table 4.7
Investigated System Experimental Parameters
Parameter

Description

Value

Vdc

ESS voltage

300 V

C1 and C2

DC-link capacitance

60 μF

Lf

Filter inductance

2.4 mH

Cf

Filter capacitance

15 μF

RL

Load resistance

50 Ω

vo

Load voltage (rms)

120 V

f

Nominal frequency

60 Hz

Ts

Controller sampling time

50 μs
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Oscilloscope

dSPACE Control Desk
PC

Sensor
Boards

Feedback Signals

Heat Sink

dSPACE

DC Power Supply

Gate Signals

DC-Link
Capacitors

T-Type
Converter
Load

LC Filter
Figure 4.28: Experimental hardware test setup “photo by author”.

4.5.2 Experimental Studies
Different tests have been carried out experimentally to demonstrate the superiority of the
proposed MPVC technique over the traditional one. These tests include, 1) the steady-state
operation which is used to compare the NP-V oscillations and the load voltage quality and
reference tracking; 2) the dynamic response studies considering the load and the reference
variations are demonstrated as well; 3) the parameter sensitivity test has also been applied to
analyze the stability of different controllers; 4) finally, the typical and proposed controller’s
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execution times, TMPC, have also been calculated and discussed in this section. The experimental
observations have been summarized in Table 4.8 and Table 4.9.

λdc = 0

[10ms/div]

λdc = 1

vc,ab
vC2 [100V/div]
[200V/div] vC1 [100V/div]

vo,ab
[200V/div]

150 V

iload,a iload,b iload,c[5A/div]

Typical MPVC
Figure 4.29: Typical MPVC experimental results during a weighting factor step change.
•

The Impact of Weighting Factor Selection
As shown in Figure 4.29, setting the value of the weighting factor, λdc, to zero causes a major

divergence for the dc-link capacitor voltages. As soon as the value of λdc has been changed to one
which has been determined to be the compromised value in the experiment, the voltages across the
dc-link capacitors have been quickly recovered and equally shared the voltage of the dc-voltage
source which is 300 V, between them. Then, they have started oscillating around their reference,
i.e., 150 V. Therefore, in a traditional MPVC for a 3-L VSC topology, it is essential to add another
term, related to the regulation of NP-V fluctuations, in the cost function, g expressed in (4.4), and
select a proper value for λdc in order to achieve a well-regulated NP-V. Additionally, as shown in
Figure 4.29, having an unbalanced dc-link capacitor voltages can impact the quality of the L-to-L
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peak voltage generated by the T-type VSC, vc,ab. This also results in a deterioration in the quality
of the primary controlled objective of this work, i.e., load voltage vo,abc, and accordingly affecting
the quality of the load current, i.e., iload,abc, presented in Figure 4.29. The L-to-L load voltage, vo,ab,
presented in Figure 4.29 has shown 0.30 % improvement in the THDv once the voltages across the
two dc-link capacitors have converged to their own reference which is 150 V.
•

Steady-State Analysis
Figures 4.30 and 4.31 show the steady-state results of the typical and proposed MPVC

techniques, respectively. These results include the dc-link capacitor voltages, vC1 and vC2, the
converter output L-to-L voltage, vc,ab, the LC-filter capacitor L-to-L voltages, vo,ab and vo,bc, and
the three-phase load current, iload,abc. In these results, vC1 and vC2 of the proposed MPVC approach
have shown less ΔvC,pp across each dc-link capacitor. Compared to the typical MPVC strategy,
where ΔvC,pp = 20 V, the MPVC using the VSVs concept has ΔvC,pp = 12 V. Additionally, the
quality of vo has been evaluated and compared as presented in Figure 4.32. While vo using the
traditional MPVC method has THDv = 2.76 %, the proposed MPVC one has reduced the THDv to
2.34 %. The voltage reference tracking has also been tested and compared using the typical and
proposed MPVC methods. Considering the reference value of the load voltage to be 293.9 V, the
traditional MPVC approach has achieved 286.8 V during the steady-state condition while the
proposed one has accomplished 289.1 V. This means the steady-state error, εv, has been reduced
from 2.42 % to 1.63 % as a result of using the VSVs concept. The THDv as well as the voltage
reference tracking accuracy of the load voltage during the steady-state operation are presented in
Table 4.8 and Table 4.9, respectively.
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Figure 4.30: Typical MPVC experimental results during steady-state conditions.
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Figure 4.31: Proposed MPVC experimental results during steady-state conditions.
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Typical MPVC
Fund (60 Hz) = 286.8 V
THDv = 2.76 %

(a)
Proposed MPVC
Fund (60 Hz) = 289.1 V
THDv = 2.34 %

(a)
Figure 4.32: Experimental results of load voltage spectra using (a) typical MPVC (b) proposed
MPVC.
•

Dynamic Response Analysis
In this section, the dynamic response of both MPVC strategies have been analyzed considering

a load-step change as well as a reference-step change. The results of the typical and proposed
MPVC techniques are displayed in Figures 4.33 to 4.36.
To start with, the results of the typical and proposed MPVC schemes when switching from no
load to full load, are shown in Figures 4.33 and 4.34, respectively. Connecting the full load has
caused an obvious dc-link voltage dip, but vC1 and vC2 have remained balanced and returned to
their reference, i.e., 150 V, in less than 8 ms as shown in Figures 4.33 and 4.34. Figure 4.33 also
shows vo,ab and vo,bc have not been affected due to the load transient. Similar to the traditional
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MPVC strategy, Figure 4.34 presents that vC1 and vC2 have remained balanced regardless of the
load step change, and they have recovered from the dc-bus voltage dip in less than 8 ms. Moreover,
when both control techniques are tested, neither the load step change nor the dc-link voltage dip
have affected the output voltage tracking, which further validates the robustness of the proposed
MPVC method against the unpredicted load variations.
In addition, considering the fast-dynamic response as one of the most important advantages of
MPC, it is essential to ensure that the use of the VSVs does not affect such superiority. Thus,
Figures 4.35 and 4.36 show the results of the traditional and presented MPVC strategies,
*

respectively, when a step change in the L-to-N voltage reference, van , is applied. In this test, the
*

peak value of van is increased from 100 V to nearly 170 V. Both control methods, the typical and
proposed MPVC methods, have been evaluated when such a test is applied. Figures 4.35 and 4.36
show that both control techniques have similar dynamic response as they both required around 1
ms to track their references. To illustrate, by selecting the classical MPVC scheme, the actual L*

to-N voltage, i.e., van, has tracked the reference van in 987 µs as depicted in Figure 4.35. Similarly,
as demonstrated in Figure 4.36, if the proposed MPVC using VSVs technique is the candidate
*

control method, van can track its reference van in 992 µs. As a result, it can be concluded that using
the concept of the VSVs with MPC does not impact the fast-transient response of the MPVC since
the traditional and proposed MPVC strategies can perfectly track their references in almost 1 ms.
It is worth noting that other variables such as the dc-link capacitor voltages, converter voltage,
load currents are also shown in the same results, presented in Figures 4.35 and 4.36, to demonstrate
the effect of the reference-tracking test on these waveforms.
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Figure 4.33: Typical MPVC experimental results during a load-step change.
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Figure 4.34: Proposed MPVC experimental results during a-load step change.
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Figure 4.35: Typical MPVC experimental results during a reference-step change.
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Figure 4.36: Proposed MPVC experimental results during a reference-step change.
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Parameters Sensitivity Analysis
One important factor to evaluate the performance of the proposed MPVC is the controller

response against parameter uncertainties. Therefore, the stability of both the typical and proposed
MPVC methods has been evaluated experimentally by applying the parameter-sensitivity test. The
inductor variations, ΔL, used for this test are ± 20 % and ± 60 % of the LC-filter inductor actual
value, Lf. The inductor variations are calculated using (4.12) [150].

L =

L − Lf
Lf

100

(4.12)

where
Lf

LC-filter inductor actual value, shown in Table VI;

L

varied value used in the controller design.

While the results, presented in Figures 4.37 and 4.38, represent different converter output
waveforms when ΔL = −20 % using the conventional and proposed MPVC methods, Figures 4.39
and 4.40 show the results of the same waveforms using both control techniques considering ΔL =
+20 %. Although +20 % error has been introduced in the results shown in the aforementioned
Figures, the regulated NP-V fluctuations has not been affected when either of the control methods
are applied. The increase in the THDv of vo is also less than 0.50 % in both cases. Similarly, having
a –20 % error in Lf has not impacted the controlled NP-V oscillations of the typical and proposed
MPVC strategies. Furthermore, only 0.20 % increase in the THDv of vo has been observed when
the traditional and proposed MPVC methods are tested considering the –20 % inductor value error.
Similarly, the effect of having a ±60 % error in Lf has also been investigated in this work.
Figures 4.41 to 4.44 demonstrate that the classical and presented MPVC strategies have shown
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robustness against the sever parameter uncertainty. Although a major difference between the value
of Lf and L has been introduced, the THDv of the load voltage has not been severely increased. To
explain, while applying the classical MPVC strategy with ΔL = −60 % has increased the THDv by
around 0.32 %, adopting the proposed MPVC with ΔL = −60 % has led to increase the THDv by
0.43 %. On the other hand, having ΔL = +60 % has reduced the quality of vo by nearly 0.55 % if
the traditional MPVC scheme is selected. Similarly, 0.62 % increase in the THDv has been
observed if the proposed MPVC method is the control candidate. Therefore, it can be concluded
that the quality of vo has been reduced by around 60 % when ΔL = +60 %. In addition, the dc-link
capacitor voltages have remained balanced regardless the sever parameter uncertainty in all cases.
As a result, it can be concluded that both control techniques have shown robustness against the
parameter mismatch between Lf and L.
Finally, Table 4.8 summarizes the THDv results of the load voltage, vo, when various
parameter-uncertainty tests are performed. From Table 4.8 it can be seen that the proposed MPVC
algorithm can always achieve less THDv compared to the typical MPVC approach.
Table 4.8
THD Analysis of Load Voltage Considering Different LC-Filter Inductor Values
ΔL
Control Method
−60 %

−20 %

0%

+20 %

+60 %

Conventional MPVC

3.08 %

2.96 %

2.76 %

3.23 %

3.31 %

Proposed MPVC

2.77 %

2.56 %

2.34 %

2.84 %

2.96 %
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Figure 4.37: Typical MPVC experimental results with ΔL = −20 %.
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Figure 4.38: Proposed MPVC experimental results with ΔL = −20 %.
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Figure 4.39: Typical MPVC experimental results with ΔL = +20 %.
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Figure 4.40: Proposed MPVC experimental results with ΔL = +20 %.
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Figure 4.41: Typical MPVC experimental results with ΔL = −60 %.
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Figure 4.42: Proposed MPVC experimental results with ΔL = −60 %.
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Figure 4.43: Typical MPVC experimental results with ΔL = +60 %.
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Figure 4.44: Proposed MPVC experimental results with ΔL = +60 %.

137

•

Controller Execution Time Comparisons
dSPACE MicroLabBox 1202 has been used to experimentally calculate the controller

execution time, TMPC, of the typical and proposed MPVC strategies to be 14.8 μs and 11.2 μs,
respectively. This reduction in the calculation burden occurs mainly due to the fact that the
proposed MPVC method has simpler controller algorithm as calculations related to the NP-V
regulation have been eliminated from the applied presented MPVC strategy. A detailed step-bystep comparison between the typical and the proposed MPVC methods is presented in the Table
4.9 to show why the proposed MPC is more computationally efficient.
Table 4.9
Comparision of Different Control Algorithms Implementation
Typical MPVC
Step 1: measure 10 signal feedbacks
Step 2: initiate cost function value, gopt = inf
Step 3: start a “for loop” with i = 27
Step 4: evaluate the following predictive
equations
vC1 (k + 2) = vC1 (k + 1) +

Ts
iC1 (k + 1)
C1

vC 2 (k + 2) = vC 2 (k + 1) +

Ts
iC 2 (k + 1)
C2

Proposed MPVC
Step 1: measure 7 signal feedbacks
Step 2: initiate cost function value, ginf = inf
Step 3: start a “for loop” with i = 27
Step 4: None

(eq. 4.1)
(eq. 4.2)

Step 5: evaluate the following predictive Step 5: evaluate the following predictive
equation
equation
x(k + 2) = Ax(k + 1) + B1vc (k + 1) + B2iload (k + 1)

x(k + 2) = Ax(k + 1) + B1vc (k + 1) + B2iload (k + 1)

(eq. 4.3)
(eq. 4.3)
Step 6: evaluate the following cost function Step 6: evaluate the following cost function
g = (v* − vop, )2 + (v* − vop,  )2 + dc (vCp1 − vCp2 ) (eq. 4.4) g = (v* − vop, )2 + (v* − vop,  )2
(eq. 4.11)
Step 7: if gi < gopt
% make a comparison Step 7: if gi < gopt
% make a comparison
gi = gopt
% update g
gi = gopt
% update g
else
else
if i = 27
if i = 27
exit the “for loop” % go to step 8
exit the “for loop” % go to step 8
else
else
go to “Step 3”
go to “Step 3”
Step 8: apply the switching state number “i”
Step 8: apply the switching state number “i”
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4.6 Summary
Finally, Table 4.10 summarizes various results presented in this chapter, which include vo
steady-state error, εv, number of weighting factors to be designed, number of voltage and current
sensors and the controller execution time, TMPC. These results verify the superiority of the proposed
MPVC technique over the traditional MPVC one.

Table 4.10
Load voltage, Number of Weighting Factors, Number of Voltage and Current Sensors, and
Controller Execution Time
Control Method

Typical MPVC

Proposed MPVC

Steady-state error of vo (εv) (simulation)

2.31 %

1.12 %

Steady-state error of vo (εv) (experiment)

2.42 %

1.63 %

No. of weighting factors

2

1

No. of voltage sensors

5

3

No. of current sensors

5

4

Execution time (TMPC)

14.8 μs

11.2 μs

The bar charts depicted in Figures 4.45 to 4.49 provide various comparisons between the
traditional MPVC method and the one proposed in this chapter. Considering the dc-link balancing
as a major advantage of adopting the proposed MPVC scheme, the dc-link voltage ripples of both
control strategies were compared and presented in Figure 4.45. The dc-link voltage ripples were
reduced from 20 V, when applying the conventional MPVC approach, to only 12 V when the
proposed MPVC strategy was implemented. The quality of the load voltage was also assessed.
Figure 4.46 shows that the proposed MPVC algorithm reduced the THDv of the load voltage from
2.76 % to 2.34 %. The proposed MPVC strategy not only decreased the THDv of the load voltage,
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but also improved the voltage reference tracking as displayed in Figure 4.47. While the typical
MPVC technique resulted in 7.2 V voltage error when compared with the load voltage reference,
the method presented in this chapter reduced the voltage error to 4.2 V. The controller execution
time was also evaluated considering both control algorithms an demonstrated in Figure 4.48. The
proposed MPVC algorithm required 11.2 μs to execute the proposed code whereas the classical
MPVC one needed 14.8 μs to run one control iteration. Finally, the efficiency of the T-type VSC
was evaluated and analyzed when either of the control schemes was selected. The results for this
test are presented in Figures 4.49 and 4.50. As explained in Figure 4.49, the single-phase switching
and conduction losses if the traditional MPVC method was applied were calculated to 284 W while
these power losses were calculated to be around 299 W if the MPVC using the VSVs was the
control candidate method. To clearly understand the effect of this slight increase in the power
losses, the three-phase T-type VSC efficiency was determined considering the converter is
operating at full power, i.e. 100 kW. As shown in Figure 4.50, when the proposed MPVC method
was applied, the converter efficiency was calculated to 99.10 % compared to that of the
conventional MPVC one which was determined to be 99.15 %. This slight and insignificant
reduction in the efficiency is a drawback which results from the increased switching frequency.
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Figure 4.45: Comparison of the dc-link voltage ripples.
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Figure 4.46: Comparison of the load voltage THDv.
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Figure 4.47: Comparison of the load voltage tracking accuracy.
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Figure 4.48: Comparison of the controller execution time.
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Figure 4.49: Comparison of the single-phase power losses.
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Figure 4.50: Comparison of the three-phase converter efficiency.
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4.7 Concluding Remarks
By using the three-phase 3-L T-type VSC model, the dc-link model and the LC-filter model
which were derived in Chapter 2, the implementation of the conventional MPVC scheme on a 3L T-type VSC operating as an UPS has been presented in this chapter. The proposed MPVC using
VSVs design has been explained in detail and compared with the design of the classical MPVC
technique. Unlike the classical gating signals implementation of the typical MPVC method which
can be performed without a modulator, a developed MPVC approach has to generate the gate
signals using a modulator which has also been demonstrated in this chapter. A short comparisons
for the different SV diagrams of the typical MPC, the enhanced MPC and the novel MPC, which
clearly describe the influence of every voltage vector on the NP-V, were also shown in this chapter.
After that, the converter switching and conduction power loss model was briefly mentioned.
Comprehensive simulation studies which validate the concept of the proposed MPVC scheme,
have been demonstrated in this chapter. To verify the simulations studies, the different control
strategies have been tested experimentally. The various components of the hardware test setup
which was used in this work were listed and described. Finally, it has been validated that compared
to the traditional MPVC approach, the proposed control technique can simplify the design of such
systems as the dc-link capacitor voltages are inherently balanced. As a result, the cost function can
be formed considering only one objective, which eliminates the time and effort needed to select
the proper weighting factors. The weighting factor elimination also improves the performance of
the controller since only one target has to be controlled. Additionally, a noticeable enhancement
in the converter output waveform quality has been observed as a result of the increase in the
average switching frequency. Due to the inherently balanced dc-link capacitor voltages, the VSC
dc-side voltage and current sensors are also avoided, which reduces the hardware cost and wiring
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complexity. Furthermore, the proposed MPVC algorithm has been verified to have less
computational burden compared to the typical one since the calculations used to predict the dclink capacitors voltages are eliminated from the control algorithm.

145

CHAPTER 5
CONCLUSIONS, CONTRIBUTIONS AND FUTURE RESEARCH WORK
This chapter starts by revisiting the objectives of this dissertation so drawn conclusions
regarding the multiple studies, contained herein, are well realized. Throughout this chapter, the
accomplishments are emphasized. Finally, the dissertation concludes with recommendations for
potential future research work.
5.1 Conclusions of This Dissertation
The legacy electric grid is going through substantial transformation from a passive
unidirectional electric grid to a more active bidirectional electric network. Because microgrids
(MGs) continue to undergo dramatic growth internationally, challenges related to the MG’s
reliability, stability, resiliency and sustainability continue to increase as well. Consequently, the
attractions of power electronics topologies and advanced control schemes have persisted in recent
research.
On the one hand, the inherent hard nonlinearities, model uncertainties, narrow operation range,
complex design, slow-dynamic response, etc. together render linear control strategies incapable of
extracting the highest possible performance out of the power converters. Thus, although linear
control schemes are well-developed for many power electronics applications, the dependency on
these control methods has been retracted, especially with the increase penetration level of the
distributed energy resources (DERs) into the main electric grid. On the other hand, the intuitive
control implementation, discrete-nature of power converters, multiple constraints, control
platforms advancement, and other well-known nonlinear control characteristics have distinguished
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the MPC method among the other nonlinear control strategies. As a consequence, the MPC method
exhibits a promising alternative for traditional linear and non-linear control schemes.
Therefore, the primary objective of this dissertation was to develop novel model predictive
control (MPC) strategies which attain all the well-known characteristics of the non-linear
predictive control and solve the challenges related to implementing such a control technique on
three-phase three-level (3-L) voltage source converters (VSCs) operating in an MG. The main
issues with the existing MPC schemes when they are applied to 3-L VSC topologies include
•

The need for a multi-objective quality function, which deteriorates the performance of the
controller as control efforts are distributed;

•

The need for a careful weighting factors design, which is time-consuming and laborious, and
restricted to certain VSC operating conditions;

•

The need for signal measurements from both the ac and dc sides of the 3-L VSC, which is
costly and unreliable;

•

Increased total harmonic distortion (THD) of the VSC output waveforms due to the relatively
low and variable switching frequency as well as increased neutral-point voltage (NP-V)
fluctuations;

•

High controller computational time due to the complex control algorithms, which requires a
powerful digital control platform.
In this dissertation, much research has been conducted and focused on the new MPC strategies

using the virtual space vectors (VSVs) for three-phase 3-L VSCs operating in MGs. The obtained
following conclusions are drawn based on the completion of this research work.
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In Chapter 3 of this dissertation, research was conducted on an MPC strategy using six
additional VSVs. The control technique could well serve in applications, which has intermittent
nature of power generation, similar to renewable energy sources (RESs), which exist in the MG
applications. Controller hardware-in-the-loop results validated that the enhanced MPC technique
reduced the THD of the converter output waveforms from 2.98 % to 2.22 % when the same
weighting factor of dc-link capacitor voltages balancing term was used in the cost function. In
addition, it was verified that the NP-V oscillations were mitigated as a result of adopting the VSVs
concept. The peak-to-peak voltage ripples across the dc-link capacitors were reduced from 72 V
to 68 V. Although the enhanced MPC used more voltage vectors to be evaluated within the same
sampling period, the fast-dynamic response was attained as the controlled current signal, when the
classical and enhanced MPC methods were tested, tracked its reference within 2 ms as shown in
the C-HIL studies. The work proposed in Chapter 3 was just the kernel of a novel MPC strategy.
Hence, extensive research was conducted to develop a simple-innovative MPC strategy. The
novel MPC scheme took the advantages of the VSVs concept to completely replace the voltage
vectors with non-zero NP-C by other voltage vectors, which have an average NP-C that is equal
to zero. The proposed MPC technique had the advantages of being simple to be designed due to
the simplified control algorithm compared to that of the conventional MPC method. Also, the dclink capacitor voltages balancing had been inherently achieved, which reduced the sensing
circuitries used with the classical MPC approach. Furthermore, a noticeably improved converter
output waveforms was accomplished due to the increased average switching frequency as well as
the well-regulated NP-V fluctuations. The calculation burden of the controller algorithm was
substantially reduced when the proposed MPC scheme was the control candidate. This significant
decrease in the controller execution time was the result of the proposed simple algorithm, which
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neglect the dc-link capacitor voltages balancing term due to the accomplished inherent dc-link
voltage balancing. All these merits were accomplished without using extra hardware, which is
mandatory in the traditional MPC method. Extensive simulation and experimental studies verified
that the proposed MPC using VSVs approach achieved better results than those of the classical
MPC strategy. All the recognized features of predictive control like the fast-transient response and
the robustness against parameter uncertainties were also attained. In short, the proposed MPC
strategy considerably reduced the NP-V fluctuations from 20 V to only 12 V. Compared to the
classical MPC approach, the presented MPC scheme improved the quality of the converter LCfilter output waveform by 0.42 % when compared with the conventional MPC one. Additionally,
the voltage reference tracking was enhanced by 0.78 % as a result of adopting the proposed MPC
scheme. The controller computational burden was significantly reduced from 14.8 μs to 11.2 μs
due to the proposed simplified MPC algorithm. All the aforementioned accomplishments were
obtained at the cost of a 0.035 % reduction in converter efficiency.
5.2 Contributions of This Dissertation
Several achievements have been accomplished throughout this dissertation. These
contributions are summarized as follows
•

Comprehensive review for the 3-L VSC model, the dc-link capacitor models and the different
output passive filters models have been provided in this dissertation along with the complete
description for one of the most popular synchronization techniques, i.e. SRF-PLL, which
facilitates the implementation of the MPC on various MG applications.

•

Enhanced MPC strategy was proposed to improve the performance of MPC when being
implemented on 3-L neutral-point clamped (NPC) VSCs. Improved output waveforms
quality and mitigated NP-V fluctuations were accomplished. A relatively small weighting
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factor for the dc-link capacitor voltages balancing term in the quality function could be
selected such that more considerations for the primary objective of the designed MPC were
given. Ultimately, improved signal reference tracking was accomplished. The additional six
VSVs were the key idea in the proposed MPC method. Thus, the synthetization of these
voltage vectors and their extended switching states were presented.
•

Gating signals implementation technique was proposed using an external modulator. The
modulator eased achieving the required duty cycle of the proposed extended switching states
using simple algebraic equations.

•

Switching and conduction power loss model was proposed to evaluate the different power
losses at the power semiconductor devices, which eventually ensured the proposed MPC
strategies do not reduce the 3-L VSC efficiency.

•

A simple-innovative MPC scheme was proposed to simplify the design process of classical
MPC algorithms for the 3-L VSCs. An updated SV diagram, which fully occupied with zero
NP-C voltage space vector was proposed by means of the VSVs. A guaranteed balanced dclink capacitor voltages were a major outcome of the proposed MPC strategy. The substantial
contribution simplified the hardware design and eliminated the unnecessary voltage and
current sensor boards. This was a reality due to the fact that a single-objective cost function,
which replaced the traditional dual-objective cost function for 3-L VSCs, was proposed
resulting in a simple MPC algorithm. Ultimately, controller computational burden was
significantly decreased. The VSC output waveforms with reduced ripples were obtained due
to the increased average switching frequency as a result of utilizing of the VSVs as well as
the well-regulated NP-V oscillations.
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5.3 Future Research Work
Both MPC and grid-connected and stand-alone converter systems have been hot topics in
recent years. Therefore, much research can be conducted to contribute to these subjects. Some of
the recommendations for the future work are listed as follows
•

When designing a model predictive voltage control (MPVC) for a 3-L VSC, a load-current
observer can be developed since the load is usually unknown and a mathematical estimation
for the load current is not reliable. This observer cannot only reduce the hardware cost and
the THD, but also it can be further used to estimate the NP-C, which provides more support
to the NP-V regulation.

•

Utilize the concept VSVs to suppress the common mode (CM) noise. A common method to
eliminate the common mode noise is to consider the zero and medium voltage vectors since
these voltage vectors do not produce common mode voltage. However, a major drawback of
this technique is that the utilization rate of the dc-bus voltage is decreased. Therefore, such
an advanced technique can be further improved to wisely utilize the redundant switching
states in order to reduce or even eliminate the common mode noise.

•

Develop a more advanced MPC by significantly increasing the number of the VSVs in the
finite control set (FCS). A significant improvement in the VSC output waveforms will be
expected. An algorithm, which can wisely utilize the voltage vectors close to the reference,
can also be designed so that the controller computation time will not be sacrificed.

•

Investigate the possibility of using VSVs and the external modular to obtain a fixed switching
frequency without increasing the controller computation time. This in particular is
advantageous for the grid-connected and grid-forming VSCs since a fixed switching
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frequency facilitates the VSC output LCL- and LC-filter design, and ultimately achieving
high-quality waveforms.
•

Investigate designing a hybrid MPC scheme, which combines the traditional and proposed
MPC using the VSVs. During unbalance load conditions, the proposed additional six VSVs
do not result in an average zero NP-C. Consequently, the harmonic components of the VSC
output waveforms are increased due to the unbalance dc-link capacitor voltages. As thus,
this suggested control strategy, the hybrid MPC, can secure a safe operation of the proposed
MPC one even during unbalance system conditions.

•

Utilize the developed switching and conduction power loss model to monitor the losses of
the converter different switches so that thermal considerations can be included in the
controller design to predict potential future failure in power semiconductor devices.
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